TSG-RAN Meeting #6 Nice, France, 13 – 15 December 1999

TSGRP#6(99)678

Title: Agreed CRs of category "B" (New features) to TS 25.211

Source: TSG-RAN WG1

Agenda item: 5.1.3

Spec	CR	Rev	Phase	Subject	Cat	Version-Current	Version-New	Doc
25.211	007	1	R99	Introduction of compressed mode by higher layer	В	3.0.0	3.1.0	R1-99k79
25.211	009	1	R99	20 ms RACH message length	В	3.0.0	3.1.0	R1-99i37
25.211	011	1	R99	Sliding paging indicators	В	3.0.0	3.1.0	R1-99j61

NOTE: The source of this document is TSG-RAN WG1. The source shown on each CR cover sheet is the originating organisation.

TSG-RAN Working Group 1 meeting #9 Dresden, Germany November 30 – December 3, 1999

TSGR1#9(99)k79

Agenda item:

Source: Ericsson

Title: CR 25.211-007r1: Compressed mode by higher layer scheduling

Document for: Decision

It was proposed in TSGR1#8(99)g77 that compressed mode by higher layer scheduling should be allowed. This was agreed at TSG-RAN Working Group 1 meeting #8 and it was recommended that a CR should be generated from the text proposal in g77.

The following changes have been done compared to the text proposal in g77:

- There are now at most two compressed slot formats for each normal slot format (three in g77). There has been a discussion on the WG1 reflector and there seemed to be agreement that this change could be done in order to avoid a shared DPDCH and DPCCH symbol.
- UL Pilot patterns were missing for 3 and 4 pilot bits. The included pilot patterns were proposed on the reflector by LGIC and NEC. There seemed to be agreement on these patterns and they were therefore included in this CR.
- The DL TFCI field is moved to after the TPC field to avoid a split TFCI field in compressed mode. This has also been discussed on the reflector and again there seemed to be agreement. Further, there seemed to be agreement that the slot format for SF 512 should be changed to allow for 1 slot TPC delay. This has also been included in this CR.
- The bits/frame column has been removed from table 11. In normal mode this column contained different sums of the different bits/slot columns. In compressed mode the values are dependent on the number of transmitted slots and the frame structure. The number of bits/frame for the DPCCH for slot format 3A with frame structure B for example becomes $8N_{Tr}+N_{pilot}+N_{TPC}$. Using this kind of expression makes the table very large. It is therefore proposed that it is removed.
- A typo has also been corrected in format 3A of table 11.

In revision 1 of the CR, a typo for slot format 5B in table 11 has been corrected, and Figure 10 has been updated to reflect the decision that the super frame concept shall be removed from the specifications.

3GPP TSG RAN WG1 Meeting #9 Dresden, Germany, Nov 30 – Dec 3, 1999

Document ???99???

e.g. for 3GPP use the format TP-99xxx or for SMG, use the format P-99-xxx

	CHA	NGE RE	QUEST	Please see embedded help page for instructions on hov	
		5.211 CI		Current Vers	
GSM (AA.BB) or 3G	G (AA.BBB) specification numb	per↑	↑ CR nu	umber as allocated by MCC	support team
For submission		for approv	on	Strate non-strate	egic use only)
Proposed chang	ge affects: (U)			RAN / Radio X	org/Information/CR-Form-v2.doc Core Network
Source:	Ericsson			Date:	1999-11-23
Subject:	Introduction of com	pressed mode	by higher layer	scheduling	
Work item:					
Category: (only one category shall be marked with an X) Reason for	Compressed mode	ation of feature on by higher layer		Release: X supported in 25.302	Phase 2 Release 96 Release 97 Release 98 Release 99 Release 00 2 but has been
change:	missing in layer 1 s	specifications.			
Clauses affected	<u>5.2.1, 5.3.2, 5</u>	.3.2.2			
affected:	Other 3G core speci Other GSM core spe MS test specification BSS test specification O&M specifications	ecifications	$\begin{array}{c} \rightarrow \text{ List of CF} \\ \end{array}$	Rs: Rs: Rs:	
	This CR also moves reduction from 25.21		t formats for co	ompressed mode by	y spreading factor
help.doc	< double-click	here for help a	nd instructions	on how to create a	CR

Time slot: A Time slot is a unit which consists of fields containing bits. The number of bits per time slot depends on the physical channel.

5.1 The physical resource

The basic physical resource is the code/frequency plane. In addition, on the uplink, different information streams may be transmitted on the I and Q branch. Consequently, a physical channel corresponds to a specific carrier frequency, code, and, on the uplink, relative phase (0 or $\pi/2$).

5.2 Uplink physical channels

5.2.1 Dedicated uplink physical channels

There are two types of uplink dedicated physical channels, the uplink Dedicated Physical Data Channel (uplink DPDCH) and the uplink Dedicated Physical Control Channel (uplink DPCCH).

The DPDCH and the DPCCH are I/Q code multiplexed within each radio frame (see [4]).

The uplink DPDCH is used to carry dedicated data generated at Layer 2 and above, i.e. the dedicated transport channel (DCH). There may be zero, one, or several uplink DPDCHs on each Layer 1 connection.

The uplink DPCCH is used to carry control information generated at Layer 1. The Layer 1 control information consists of known pilot bits to support channel estimation for coherent detection, transmit power-control (TPC) commands, feedback information (FBI), and an optional transport-format combination indicator (TFCI). The transport-format combination indicator informs the receiver about the instantaneous parameters of the different transport channels multiplexed on the uplink DPDCH, and corresponds to the data transmitted in the same frame. It is the UTRAN that determines if a TFCI should be transmitted, hence making it is mandatory for all UEs to support the use of TFCI in the uplink. There is one and only one uplink DPCCH on each Layer 1 connection.

Figure 1 shows the frame structure of the uplink dedicated physical channels. Each frame of length 10 ms is split into 15 slots, each of length $T_{\text{slot}} = 2560$ chips, corresponding to one power-control period. A super frame corresponds to 72 consecutive frames, i.e. the super-frame length is 720 ms.




Figure 1: Frame structure for uplink DPDCH/DPCCH

The parameter k in figure 1 determines the number of bits per uplink DPDCH/DPCCH slot. It is related to the spreading factor SF of the physical channel as $SF = 256/2^k$. The DPDCH spreading factor may thus range from 256 down to 4.

Note that an uplink DPDCH and uplink DPCCH on the same Layer 1 connection generally are of different rates, i.e. have different spreading factors and different values of k.

The exact number of bits of the different uplink DPCCH fields (N_{pilot} , N_{TFCI} , N_{FBI} , and N_{TPC}) is determined in table 2. The field order and total number of bits/slot are fixed, though the number of bits per field may vary during a connection.

The values for the number of bits per field are given in table 1 and table 2. The channel bit and symbol rates given in table 1 are the rates immediately before spreading. The pilot patterns are given in table 3 and table 4, the TPC bit pattern is given in table 5.

The N_{FBI} bits are used to support techniques requiring feedback between the UE and the UTRAN Access Point (=cell transceiver), including closed loop mode transmit diversity and site selection diversity (SSDT). The exact details of the FBI field are shown in figure 2 and described below.




Figure 2: Details of FBI field

The S field is used for SSDT signalling, while the D field is used for FB Mode Transmit Diversity Signalling. Each of the S and D fields can be length 0, 1 or 2, with a total FBI field size N_{FBI} according to table 2 (DPCCH fields). Simultaneous use of SSDT power control and FB Mode Transmit Diversity requires that both the S and D fields be of length 1. The use of these FBI fields is described in [5].

Channel Symbol Slot Format #i **Channel Bit Rate** SF Bits/ Bits/ N_{data} (kbps) Rate (ksps) Frame Slot

Table 1: DPDCH fields

There are two types of Uplink Dedicated Physical Channels; those that include TFCI(e.g. for several simultaneous services) and those that do not include TFCI(e.g. for fixed-rate services). These types are reflected by the duplicated rows of table 2. In compressed mode, DPCCH slot formats with TFCI fields are changed. There are two possible compressed slot formats for each normal slot format. They are labelled A and B and the selection between them is dependent on the number of slots that are transmitted in each frame in compressed mode. The channel bit and symbol rates given in table 2 are the rates immediately before spreading.

Table 2: DPCCH fields

Slot Format #i	Channel Bit Rate (kbps)	<u>Channel</u> <u>Symbol Rate</u> <u>(ksps)</u>	<u>SF</u>	Bits/ Frame	Bits/ Slot	Npilot	N _{TPC}	<u>N</u> TFCI	N _{FBI}	Transmitted slots per radio frame
<u>0</u>	<u>15</u>	<u>15</u>	<u>256</u>	<u>150</u>	<u>10</u>	<u>6</u>	2	2	0	<u>15</u>
<u>0A</u>	<u>15</u>	<u>15</u>	<u>256</u>	<u>150</u>	<u>10</u>	<u>5</u>	2	<u>3</u>	0	<u>10-14</u>
<u>0B</u>	<u>15</u>	<u>15</u>	<u>256</u>	<u>150</u>	<u>10</u>	<u>4</u>	2	4	0	<u>8-9</u>
<u>1</u>	<u>15</u>	<u>15</u>	<u>256</u>	<u>150</u>	<u>10</u>	<u>8</u>	<u>2</u>	<u>0</u>	<u>0</u>	<u>8-15</u>
<u>2</u>	<u>15</u>	<u>15</u>	<u>256</u>	<u>150</u>	<u>10</u>	<u>5</u>	<u>2</u>	<u>2</u>	<u>1</u>	<u>15</u>
<u>2A</u>	<u>15</u>	<u>15</u>	<u>256</u>	<u>150</u>	<u>10</u>	<u>4</u>	<u>2</u>	<u>3</u>	<u>1</u>	<u>10-14</u>
<u>2B</u>	<u>15</u>	<u>15</u>	<u>256</u>	<u>150</u>	<u>10</u>	<u>3</u>	<u>2</u>	<u>4</u>	1	<u>8-9</u>
<u>3</u>	<u>15</u>	<u>15</u>	<u>256</u>	<u>150</u>	<u>10</u>	<u>7</u>	<u>2</u>	<u>0</u>	1	<u>8-15</u>
4	<u>15</u>	<u>15</u>	<u>256</u>	<u>150</u>	<u>10</u>	<u>6</u>	2	0	2	<u>8-15</u>
<u>5</u>	<u>15</u>	<u>15</u>	<u>256</u>	<u>150</u>	<u>10</u>	<u>5</u>	<u>1</u>	2	2	<u>15</u>
<u>5A</u>	<u>15</u>	<u>15</u>	<u>256</u>	<u>150</u>	<u>10</u>	<u>4</u>	1	<u>3</u>	2	<u>10-14</u>
<u>5B</u>	<u>15</u>	<u>15</u>	<u>256</u>	<u>150</u>	<u>10</u>	<u>3</u>	<u>1</u>	<u>4</u>	<u>2</u>	<u>8-9</u>

Slot Format	Channel Bit	Channel	SF	Bits/	Bits/	N _{pilot}	N _{TECI}	N _{FBI}	N _{TPC}
#i	Rate (kbps)	Symbol Rate		Fram	Slot				
		(ksps)		0					
0	15	15	256	150	10	6	2	0	2
4	15	15	256	150	10	8	0	0	2
2	15	15	256	150	10	5	2	4	2
3	15	15	256	150	10	7	0	4	2
4	15	15	256	150	10	6	0	2	2
5	15	15	256	150	10	5	2	2	4

The pilot bit pattern is described in table 3 and table 4. The shadowed part can be used as frame synchronization words. (The value of the pilot bit other than the frame synchronization word shall be "1".)

Table 3: Pilot bit patterns for uplink DPCCH with N_{pilot} = 3, 4, 5 and 6

	N	pilot_=	3		Npilo	t = 4			<u>N</u>	pilot_	<u>5</u>				N _{pilo}	t = 6		
Bit #	0	1	2	0	1	2	3	0	1	2	3	4	0	1	2	3	4	<u>5</u>
Slot #0	1	1	<u>1</u>	1	1	1	1	1	1	1	1	0	1	1	1	1	1	0
<u>1</u>	<u>1</u> <u>0</u>	0	1	1	<u>0</u>	<u>1</u> 0	<u>1</u>	1 0	<u>1</u> 0	<u>1</u>	1	<u>0</u>	<u>1</u>	<u>1</u> 0	<u>1</u> 0	<u>1</u>	<u>1</u>	<u>0</u>
<u>2</u>	<u>0</u>	- 1	<u>1</u>	<u>1</u>	<u>0</u>	<u>1</u>	<u>1</u>		<u>1</u>	<u>1</u>	<u>0</u>	<u>1</u>	<u>1</u>		<u>1</u>	<u>1</u>	<u>0</u>	<u>1</u>
<u>3</u>	0	0	1	1	0	0	1	<u>0</u> <u>0</u>	0	1	0	0	1	<u>0</u> <u>0</u>	0	1	0	0
<u>4</u>	<u>0</u> <u>0</u> <u>1</u>	<u>0</u> 0	<u>1</u>	<u>1</u>	1 0 0 0 1	1 0 0	<u>1</u>	<u>1</u>	<u>0</u> <u>0</u>	<u>1</u>	1 0 0 0	1	1	<u>1</u>	<u>0</u> 0	<u>1</u>	1 1 0 0 0	1
<u>5</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	1	001010000	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	001010000
<u>6</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	0 0 1	<u>0</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	1 0 0 1 1 0	<u>0</u>
<u>7</u>	<u>1</u>	0	<u>1</u>	<u>1</u>	<u>1</u>	1 0 1	<u>1</u>	<u>1</u>	1 0 1	<u>1</u>	<u>0</u>	<u>0</u>	<u>1</u>	<u>1</u>	<u>0</u>	1	<u>0</u>	<u>0</u>
<u>8</u>	<u>1</u> 0	<u>1</u>	<u>1</u>	<u>1</u>	1 0 1 0	<u>1</u>	<u>1</u>	<u>1</u> <u>0</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>0</u>	<u>1</u>	<u>1</u> 0	<u>1</u>	<u>1</u>	<u>1</u>	<u>0</u>
<u>9</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>
<u>10</u>	1 0 1	<u>1</u>	<u>1</u>	<u>1</u>	<u>0</u>	<u>1</u>	<u>1</u>	<u>0</u>	<u>1</u>	<u>1</u>	<u>1</u> <u>0</u> 1	<u>1</u>	<u>1</u>	<u>0</u>	<u>1</u>	<u>1</u>	<u>0</u>	<u>1</u>
<u>11</u>	<u>1</u>	<u>0</u>	<u>1</u>	<u>1</u>		<u>0</u>	<u>1</u>	<u>1</u>	<u>0</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	1	<u>0</u>	<u>1</u>	<u>1</u>	<u>1</u>
12 31 41 51 61 71 81 91 91 11 11 11 11 11 11 11 11 11 11 11	1 0	<u>0</u> 0	<u>1</u>	<u>1</u>	1 0 0	1 0 0 0 0	<u>1</u>	<u>1</u>	1 0 0	<u>1</u>	0	<u>1</u> 0	<u>1</u>	<u>1</u>	<u>0</u> 0	<u>1</u>	<u>0</u>	<u>1</u> 0
<u>13</u>	<u>0</u>	<u>0</u>	<u>1</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>1</u>	<u>1</u>	<u>1</u>
<u>14</u>	<u>0</u>	<u>0</u>	<u>1</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>1</u>	<u>1</u>	<u>1</u>

Bit # θ θ θ θ θ 1 1 θ θ θ θ θ 10 θ

Table 3: Pilot bit patterns for uplink DPCCH with N_{pilot} = 5 and 6

Table 4: Pilot bit patterns for uplink DPCCH with $N_{pilot} = 7$ and 8

			N	pilot =	7						N _{pilo}	t = 8			
Bit #	0	1	2	3	4	5	6	0	1	2	3	4	5	6	7
Slot #0	1	1	1	1	1	0	1	1	1	1	1	1	1	1	0
1	1	0	0	1	1	0	1	1	0	1	0	1	1	1	0
2	1	0	1	1	0	1	1	1	0	1	1	1	0	1	1
3	1	0	0	1	0	0	1	1	0	1	0	1	0	1	0
4	1	1	0	1	0	1	1	1	1	1	0	1	0	1	1
5	1	1	1	1	1	0	1	1	1	1	1	1	1	1	0
6	1	1	1	1	0	0	1	1	1	1	1	1	0	1	0
7	1	1	0	1	0	0	1	1	1	1	0	1	0	1	0
8	1	0	1	1	1	0	1	1	0	1	1	1	1	1	0
9	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
10	1	0	1	1	0	1	1	1	0	1	1	1	0	1	1
11	1	1	0	1	1	1	1	1	1	1	0	1	1	1	1
12	1	1	0	1	0	0	1	1	1	1	0	1	0	1	0
13	1	0	0	1	1	1	1	1	0	1	0	1	1	1	1
14	1	0	0	1	1	1	1	1	0	1	0	1	1	1	1

The relationship between the TPC bit pattern and transmitter power control command is presented in table 5.

Table 5: TPC Bit Pattern

TPC Bit	Pattern	Transmitter power
N _{TPC} = 1	N _{TPC} = 2	control command
1	11	1
0	00	0

For slot formats using TFCI, the TFCI value in each radio frame corresponds to a certain combination of bit rates of the DCHs currently in use. This correspondence is (re-)negotiated at each DCH addition/removal. The mapping of the TFCI bits onto slots is described in [3].

Multi-code operation is possible for the uplink dedicated physical channels. When multi-code transmission is used, several parallel DPDCH are transmitted using different channelization codes, see [4]. However, there is only one DPCCH per connection.

5.2.2 Common uplink physical channels

5.2.2.1 Physical Random Access Channel (PRACH)

The Physical Random Access Channel (PRACH) is used to carry the RACH.




Figure 8: Block diagram of STTD encoder. The symbols S_1 , S_2 are QPSK or discontinuous transmission (DTX) symbols and T denotes the symbol time

5.3.1.1.2 Time Switched Transmit Diversity for SCH (TSTD)

TSTD is optional in UTRAN. TSTD support is mandatory at the UE. A block diagram of the transmitter using TSTD for SCH and STTD for P-CCPCH is shown in figure 9.




Figure 9: Multiplexing scheme of SCH (TSTD) and P-CCPCH (STTD)

5.3.2 Dedicated downlink physical channels

There is only one type of downlink dedicated physical channel, the Downlink Dedicated Physical Channel (downlink DPCH).

Within one downlink DPCH, dedicated data generated at Layer 2 and above, i.e. the dedicated transport channel (DCH), is transmitted in time-multiplex with control information generated at Layer 1 (known pilot bits, TPC commands, and an optional TFCI). The downlink DPCH can thus be seen as a time multiplex of a downlink DPDCH and a downlink DPCCH, compare section 5.2.1. It is the UTRAN that determines if a TFCI should be transmitted, hence making it is mandatory for all UEs to support the use of TFCI in the downlink.

Figure 10 shows the frame structure of the downlink DPCH. Each frame of length 10 ms is split into 15 slots, each of length $T_{\text{slot}} = 2560$ chips, corresponding to one power-control period. A super frame corresponds to 72 consecutive frames, i.e. the super-frame length is 720 ms.




Figure 10: Frame structure for downlink DPCH

The parameter k in figure 10 determines the total number of bits per downlink DPCH slot. It is related to the spreading factor SF of the physical channel as $SF = 512/2^k$. The spreading factor may thus range from 512 down to 4.

The exact number of bits of the different downlink DPCH fields (N_{pilot} , N_{TPC} , N_{TFCI} , N_{data1} and N_{data2}) is determined in table 11.The overhead due to the DPCCH transmission has to be negotiated at the connection set-up and can be renegotiated during the communication, in order to match particular propagation conditions.

There are basically two types of downlink Dedicated Physical Channels; those that include TFCI (e.g. for several simultaneous services) and those that do not include TFCI(e.g. for fixed-rate services). These types are reflected by the duplicated rows of table 11. In compressed mode, a different slot format is used compared to normal mode. There are two possible compressed slot formats that are labelled A and B. Format B is used for compressed mode by spreading factor reduction and format A is used for all other transmission time reduction methods. The channel bit and symbol rates given in table 11 are the rates immediately before spreading.

Table 11: DPDCH and DPCCH fields.

Slot	Channel	Channel	SF	Bits/	DPI	OCH		PCCH		Transmitted
Format	Bit Rate	Symbol		Slot		/Slot		its/Slo		slots per
<u>#i</u>	(kbps)	Rate								radio frame
		<u>(ksps)</u>			N _{Data1}	N _{Data2}	N _{TPC}	N _{TFCI}	N _{Pilot}	N_{Tr}
<u>0</u>	<u>15</u>	<u>7.5</u>	512	10	0	4	2	0	4	<u>15</u>
<u>0A</u>	<u>15</u>	7.5	512	10	0	4	2	0	4	8-14
<u>0B</u>	30	15	256	20	0	8	4	0	8	8-14
<u>1</u>	<u>15</u>	7.5	<u>512</u>	<u>10</u>	0	2	2	2	4	<u>15</u>
<u>1B</u>	<u>30</u>	<u>15</u>	<u>256</u>	<u>20</u>	<u>0</u>	<u>4</u>	<u>4</u>	<u>4</u>	<u>8</u>	<u>8-14</u>
<u>2</u>	<u>30</u>	<u>15</u>	<u>256</u>	<u>20</u>	<u>2</u>	<u>14</u>	<u>2</u>	<u>0</u>	<u>2</u>	<u>15</u>
<u>2A</u>	<u>30</u>	<u>15</u>	<u>256</u>	<u>20</u>	<u>2</u>	<u>14</u>	<u>2</u>	<u>0</u>	<u>2</u>	<u>8-14</u>
<u>2B</u>	<u>60</u>	<u>30</u>	<u>128</u>	<u>40</u>	<u>4</u>	<u>28</u>	<u>4</u>	<u>0</u>	<u>4</u>	<u>8-14</u>
<u>3</u>	<u>30</u>	<u>15</u>	<u>256</u>	<u>20</u>	<u>2</u>	<u>12</u>	<u>2</u>	<u>2</u>	<u>2</u>	<u>15</u>
<u>3A</u>	<u>30</u>	<u>15</u>	<u>256</u>	20	2	<u>10</u>	2	4	2	<u>8-14</u>
<u>3B</u>	<u>60</u>	<u>30</u>	<u>128</u>	<u>40</u>	<u>4</u>	<u>24</u>	<u>4</u>	<u>4</u>	<u>4</u>	<u>8-14</u>
<u>4</u>	<u>30</u>	<u>15</u>	<u>256</u>	<u>20</u>	<u>2</u>	<u>12</u>	<u>2</u>	<u>0</u>	<u>4</u>	<u>15</u>
<u>4A</u>	<u>30</u>	<u>15</u>	<u>256</u>	<u>20</u>	<u>2</u>	<u>12</u>	<u>2</u>	<u>0</u>	<u>4</u>	<u>8-14</u>
<u>4B</u>	<u>60</u>	<u>30</u>	<u>128</u>	<u>40</u>	<u>4</u>	<u>24</u>	<u>4</u>	<u>0</u>	<u>8</u>	<u>8-14</u>
<u>5</u>	<u>30</u>	<u>15</u>	<u>256</u>	<u>20</u>	<u>2</u>	<u>10</u>	<u>2</u>	<u>2</u>	<u>4</u>	<u>15</u>
<u>5A</u>	<u>30</u>	<u>15</u>	<u>256</u>	<u>20</u>	<u>2</u>	<u>8</u>	<u>2</u>	<u>4</u>	<u>4</u>	<u>8-14</u>
<u>5B</u>	<u>60</u>	<u>30</u>	<u>128</u>	<u>40</u>	<u>4</u>	<u>20</u>	<u>4</u>	<u>4</u>	<u>8</u>	<u>8-14</u>
<u>6</u>	<u>30</u>	<u>15</u>	<u>256</u>	<u>20</u>	<u>2</u>	<u>8</u>	<u>2</u>	<u>0</u>	<u>8</u>	<u>15</u>
<u>6A</u>	<u>30</u>	<u>15</u>	<u>256</u>	<u>20</u>	<u>2</u>	<u>8</u>	<u>2</u>	<u>0</u>	<u>8</u>	<u>8-14</u>
<u>6B</u>	<u>60</u>	<u>30</u>	<u>128</u>	<u>40</u>	<u>4</u>	<u>16</u>	<u>4</u>	<u>0</u>	<u>16</u>	<u>8-14</u>
<u>7</u>	<u>30</u>	<u>15</u>	<u>256</u>	<u>20</u>	<u>2</u>	<u>6</u>	<u>2</u>	<u>2</u>	<u>8</u>	<u>15</u>
<u>7A</u>	<u>30</u>	<u>15</u>	<u>256</u>	<u>20</u>	<u>2</u>	<u>4</u>	<u>2</u>	<u>4</u>	<u>8</u>	<u>8-14</u>
<u>7B</u>	<u>60</u>	<u>30</u>	<u>128</u>	<u>40</u>	4	<u>12</u>	<u>4</u>	4	<u>16</u>	<u>8-14</u>
<u>8</u>	<u>60</u>	<u>30</u>	<u>128</u>	<u>40</u>	<u>6</u>	<u>28</u>	2	<u>0</u>	4	<u>15</u>
<u>8A</u>	<u>60</u>	<u>30</u>	<u>128</u>	<u>40</u>	<u>6</u>	<u>28</u>	2	0	4	8-14
<u>8B</u>	<u>120</u>	<u>60</u>	<u>64</u>	<u>80</u>	<u>12</u>	<u>56</u>	4	0	8	<u>8-14</u>
<u>9</u>	<u>60</u>	<u>30</u>	<u>128</u>	<u>40</u>	<u>6</u>	<u>26</u>	2	2	4	<u>15</u>
<u>9A</u>	<u>60</u>	<u>30</u>	<u>128</u>	<u>40</u>	<u>6</u>	<u>24</u>	2	4	4	<u>8-14</u>
<u>9B</u>	<u>120</u>	<u>60</u>	<u>64</u>	<u>40</u>	<u>12</u>	<u>52</u>	4	4	8	<u>8-14</u>
<u>10</u>	<u>60</u>	<u>30</u>	<u>128</u>	<u>40</u>	<u>6</u>	<u>24</u>	<u>2</u>	0	8	<u>15</u>
10A	<u>60</u>	<u>30</u>	<u>128</u>	<u>40</u>	<u>6</u>	<u>24</u>	<u>2</u>	0	8	<u>8-14</u>
<u>10B</u>	<u>120</u>	<u>60</u>	<u>64</u>	<u>80</u>	<u>12</u>	<u>48</u>	4	0	<u>16</u>	<u>8-14</u>
11	<u>60</u>	<u>30</u>	128	<u>40</u>	<u>6</u>	22	2	2	8	15 9 14
11A	60 120	<u>30</u>	128 64	<u>40</u>	<u>6</u>	<u>20</u>	<u>2</u> 4	4	<u>8</u>	<u>8-14</u>
<u>11B</u> 12	<u>120</u>	<u>60</u>	<u>64</u>	<u>80</u>	<u>12</u> 12	<u>44</u> 48	<u>4</u> 4	<u>4</u> 8*	<u>16</u>	<u>8-14</u> 15
12A	120 120	<u>60</u>	64 64	<u>80</u>	12			16*	8	
12A 12B	240	<u>60</u> 120	<u>64</u> 32	<u>80</u> 160	1 <u>2</u> 24	<u>40</u> 96	<u>4</u> 8	16*	<u>8</u> 16	<u>8-14</u> 8-14
12 <u>5</u>	240 240	120 120	32	160	28	9 <u>6</u> 112	<u>o</u> <u>4</u>	8*		<u>6-14</u> 15
13A	<u>240</u> <u>240</u>	120 120	32	160	<u>28</u>	104	<u>4</u> 4	<u>0</u> 16*	<u>8</u> 8	8-14
13B	480	240	<u>32</u>	320	<u>20</u> 56	224	<u>8</u>	16*	<u>0</u> 16	8-14
14	480	240	16	320	<u>56</u>	232	8	8*	16	15
14A	480	240	16	320	56	224	8	16*	16	8-14
14A 14B	960	480	<u>8</u>	640	112	464	<u>16</u>	16*	32	8-14
15	960	480	8	640	120	488	8	8*	16	<u>0-14</u> <u>15</u>
15A	960 960	480	<u>8</u>	640	120	480	<u>8</u>	16*	16	8-14
15B	1920	960	4	1280	240	976	16	16*	32	8-14
16	<u>1920</u>	960	4	1280	248	1000	8	8*	16	<u>5 14</u> <u>15</u>
16A	1920	960	4	1280	248	992	8	16*	16	8-14

Slot Format	Channel Bit	Channel Symbol	SF	ŧ	Bits/Frame		Bits/ Slot		OCH /Slot	DPC	CH Bits	s/Slot
#i	Rate (kbps)	-Rate (ksps)		DPDCH	DPCCH	TOT		NData1	NData2	NTECI	NTPC	Npilot
0	15	7.5	512	60	90	150	10	2	2	0	2	4
4	15	7.5	512	30	120	150	10	θ	2	2	2	4
2	30	15	256	240	60	300	20	2	14	0	2	2
3	30	15	256	210	90	300	20	θ	14	2	2	2
4	30	15	256	210	90	300	20	2	12	0	2	4
5	30	15	256	180	120	300	20	0	12	2	2	4
6	30	15	256	150	150	300	20	2	8	θ	2	8
7	30	15	256	120	180	300	20	θ	8	2	2	8
8	60	30	128	510	90	600	40	6	28	θ	2	4
9	60	30	128	480	120	600	40	4	28	2	2	4
10	60	30	128	450	150	600	40	6	24	θ	2	8
11	60	30	128	420	180	600	40	4	24	2	2	8
12	120	60	64	900	300	1200	80	4	56	<u>8*</u>	4	8
13	240	120	32	2100	300	2400	160	20	120	<u>8*</u>	4	8
14	480	240	16	4320	480	4800	320	48	240	<u>8*</u>	8	16
15	960	480	8	9120	480	9600	640	112	496	<u>8*</u>	8	16
16	1920	960	4	18720	480	19200	1280	240	1008	<u>8*</u>	8	16

^{*} If TFCI bits are not used, then DTX shall be used in TFCI field.

Note 1: Compressed mode is only supported through spreading factor reduction for SF=512 with TFCI. Note 2: Compressed mode by spreading factor reduction is not supported for SF=4.

The pilot symbol pattern is described in table 12. The shadowed part can be used as frame synchronization words. (The symbol pattern of the pilot symbols other than the frame synchronization word shall be "11".) In table 12, the transmission order is from left to right. (Each two-bit pair represents an I/Q pair of QPSK modulation.)

In downlink compressed mode through spreading factor reduction, the number of bits in the TPC and Pilot fields are doubled. Symbol repetition is used to fill up the fields. Denote the bits in one of these fields in normal mode by $x_1, x_2, x_3, ..., x_X$. In compressed mode the following bit sequence is sent in corresponding field: $x_1, x_2, x_1, x_2, x_3, x_4, x_3, x_4, ..., x_X$.

Table 12: Pilot Symbol Pattern

	Npilot = 2	Npilo	ot = 4		Npilo	t = 8					Npilo	= 16			
Symbol #	0	0	1	0	1	2	3	0	1	2	3	4	5	6	7
Slot #0	11	11	11	11	11	11	10	11	11	11	10	11	11	11	10
1	00	11	00	11	00	11	10	11	00	11	10	11	11	11	00
2	01	11	01	11	01	11	01	11	01	11	01	11	10	11	00
3	00	11	00	11	00	11	00	11	00	11	00	11	01	11	10
4	10	11	10	11	10	11	01	11	10	11	01	11	11	11	11
5	11	11	11	11	11	11	10	11	11	11	10	11	01	11	01
6	11	11	11	11	11	11	00	11	11	11	00	11	10	11	11
7	10	11	10	11	10	11	00	11	10	11	00	11	10	11	00
8	01	11	01	11	01	11	10	11	01	11	10	11	00	11	11
9	11	11	11	11	11	11	11	11	11	11	11	11	00	11	11
10	01	11	01	11	01	11	01	11	01	11	01	11	11	11	10
11	10	11	10	11	10	11	11	11	10	11	11	11	00	11	10
12	10	11	10	11	10	11	00	11	10	11	00	11	01	11	01
13	00	11	00	11	00	11	11	11	00	11	11	11	00	11	00
14	00	11	00	11	00	11	11	11	00	11	11	11	10	11	01

The relationship between the TPC symbol and the transmitter power control command is presented in table 13


Table 13: TPC Bit Pattern

	TPC Bit Pattern		Transmitter power
$N_{TPC} = 2$	$N_{TPC} = 4$	$N_{TPC} = 8$	control command
11	1111	11111111	1
00	0000	00000000	0

For slot formats using TFCI, the TFCI value in each radio frame corresponds to a certain combination of bit rates of the DCHs currently in use. This correspondence is (re-)negotiated at each DCH addition/removal. The mapping of the TFCI bits onto slots is described in [3].

When the total bit rate to be transmitted on one downlink CCTrCH exceeds the maximum bit rate for a downlink physical channel, multicode transmission is employed, i.e. several parallel downlink DPCHs are transmitted for one CCTrCH using the same spreading factor. In this case, the Layer 1 control information is put on only the first downlink DPCH. The additional downlink DPCHs belonging to the CCTrCH do not transmit any data during the corresponding time period, see figure 11.

In the case of several CCTrCHs of dedicated type for one UE different spreading factors can be used for each CCTrCH and only one DPCCH would be transmitted for them in the downlink.






Figure 11: Downlink slot format in case of multi-code transmission

5.3.2.1 STTD for DPCH

The block diagrams shown in figure 7 and figure 8 are used to STTD encode the DPDCH, TPC and TFCI symbols. The pilot symbol pattern for the DPCH channel transmitted on the diversity antenna is given in table 14. In the SF=512 DPCH, if there is only one dedicated pilot symbol, it is STTD encoded together with the last symbol (data or DTX) of the second data field (data2) of the slot. For the SF=512 DPCH the last odd data symbol in every radio frame is not STTD encoded and the same symbol is transmitted with equal power from the two antennas.

Table 14: Pilot pattern of the DPCH channel for the diversity antenna using STTD

	Npilot = 2	Npilo	ot = 4		Npilo	ot = 8					Npilo	= 16			
Symbol #	0	0	1	0	1	2	3	0	1	2	3	4	5	6	7
Slot #0	01	01	10	11	00	00	10	11	00	00	10	11	00	00	10
1	10	10	10	11	00	00	01	11	00	00	01	11	10	00	10
2	11	11	10	11	11	00	00	11	11	00	00	11	10	00	11
3	10	10	10	11	10	00	01	11	10	00	01	11	00	00	00
4	00	00	10	11	11	00	11	11	11	00	11	11	01	00	10
5	01	01	10	11	00	00	10	11	00	00	10	11	11	00	00
6	01	01	10	11	10	00	10	11	10	00	10	11	01	00	11
7	00	00	10	11	10	00	11	11	10	00	11	11	10	00	11
8	11	11	10	11	00	00	00	11	00	00	00	11	01	00	01
9	01	01	10	11	01	00	10	11	01	00	10	11	01	00	01
10	11	11	10	11	11	00	00	11	11	00	00	11	00	00	10
11	00	00	10	11	01	00	11	11	01	00	11	11	00	00	01
12	00	00	10	11	10	00	11	11	10	00	11	11	11	00	00
13	10	10	10	11	01	00	01	11	01	00	01	11	10	00	01
14	10	10	10	11	01	00	01	11	01	00	01	11	11	00	11

5.3.2.2 Dedicated channel pilots with closed loop mode transmit diversity

In closed loop mode 1 orthogonal pilot patterns are used between the transmit antennas. Pilot patterns defined in the table 12 will be used on the non-diversity antenna and pilot patterns defined in the table 14 on the diversity antenna. This is illustrated in the figure 12 a which indicates the difference in the pilot patterns with different shading.

In closed loop mode 2 same pilot pattern is used on both of the antennas (see figure 12 b). The pattern to be used is according to the table 12.




Figure 12: Slot structures for downlink dedicated physical channel diversity transmission.

Structure (a) is used in closed loop mode 1.

Structure (b) is used in closed loop mode 2.

Different shading of the pilots indicate orthogonality of the patterns

5.3.2.3 DL-DPCCH for CPCH

The spreading factor for the UL-DPCCH (message control part) is 256. The spreading factor for the DL-DPCCH (message control part) is 512. The following table 15 shows the DL-DPCCH fields (message control part) which are identical to the first row of table 11 in section 5.3.2.

3GPP TSG RAN WG1 Meeting #9 Dresden, Germany, Nov 30 – Dec 3, 1999

Document R1-99i37

e.g. for 3GPP use the format TP-99xxx or for SMG, use the format P-99-xxx

		CHANGE	REQU	JEST			ile at the bottom of the to fill in this form corre	
		25.211	CR	009	Cu	rrent Version	on: 3.0.0	
GSM (AA.BB) or 30	G (AA.BBB) specific	cation number↑		↑ CR n	umber as allo	cated by MCC s	support team	
For submission	meeting # here ↑		rmation	X		strate		ly)
Proposed chan (at least one should be	ge affects:	(U)SIM	1		RAN / Ra		Core Network	
Source:	Nokia					Date:	24.11.99	
Subject:	20 ms RAC	CH message lengt	h					
Work item:								
(only one category shall be marked (B Addition of	ds to a correction feature modification of fe		lier release		Release:	Phase 2 Release 96 Release 97 Release 98 Release 99 Release 00	X
Reason for change:		20 ms RACH mes documents R1-9				AN WG1#8	3 (New York 12	2
Clauses affecte	<u>5.2.2.</u>	1.1, 5.2.2.1.3 and	<mark>5.2.2.1.4</mark>					
Other specs affected:		ecifications		 → List of C 	Rs: Rs: Rs:			
Other comments:								
help.doc								

<----- double-click here for help and instructions on how to create a CR.

5.2.2 Common uplink physical channels

5.2.2.1 Physical Random Access Channel (PRACH)

The Physical Random Access Channel (PRACH) is used to carry the RACH.

5.2.2.1.1 RACH transmission

The random-access transmission is based on a Slotted ALOHA approach with fast acquisition indication. The UE can start the transmission at a number of well-defined time-offsets, denoted *access slots*. There are 15 access slots per two frames and they are spaced 5120 chips apart. Timing information on the access slots and the acquisition indication is given in section 7.3. Figure 3 shows the access slot numbers and their spacing to each other. Information on what access slots are available in the current cell is given by higher layers.




Figure 3: RACH access slot numbers and their spacing

The structure of the random-access transmission is shown in Figure . The random-access transmission consists of one or several *preambles* of length 4096 chips and a *message* of length 10 or 20 ms. The message length is informed by BCH or by higher layers.




Figure 4: Structure of the random-access transmission.

5.2.2.1.2 RACH preamble part

The preamble part of the random-access burst consists of 256 repetitions of a signature. There are a total of 16 different signatures, based on the Hadamard code set of length 16 (see [4] for more details).

5.2.2.1.3 RACH message part for 10 ms message

Figure 5 shows the structure of the Random-access message part for 10 ms message length. The 10 ms message is split into 15 slots, each of length T_{slot} = 2560 chips. Each slot consists of two parts, a data part that carries Layer 2 information and a control part that carries Layer 1 control information. The data and control parts are transmitted in parallel.

The data part consists of $10*2^k$ bits, where k=0,1,2,3. This corresponds to a spreading factor of 256, 128, 64, and 32 respectively for the message data part.

The control part consists of 8 known pilot bits to support channel estimation for coherent detection and 2 TFCI bits. This corresponds to a spreading factor of 256 for the message control part. The pilot bit pattern is described in table 8. The total number of TFCI bits in the random-access message is 15*2 = 30. The TFCI value corresponds to a certain transport format of the current Random-access message.




Figure 5: Structure of the random-access message part for 10 ms message.

Slot Format #i	Channel Bit Rate (kbps)	Channel Symbol Rate (ksps)	SF	Bits/ Frame	Bits/ Slot	N _{data}
0	15	15	256	150	10	10
1	30	30	128	300	20	20
2	60	60	64	600	40	40
3	120	120	32	1200	80	80

Table 6: Random-access message data fields.

Table 7: Random-access message control fields

Slot Format #i	Channel Bit Rate (kbps)	Channel Symbol Rate (ksps)	SF	Bits/ Frame	Bits/ Slot	N _{pilot}	N _{TFCI}
0	15	15	256	150	10	8	2

Table 8: Pilot bit patterns for RACH message part with $N_{pilot} = 8$.

	N _{pilot} = 8							
Bit #	0	1	2	3	4	5	6	7
Slot #0	1	1	1	1	1	1	1	0
1	1	0	1	0	1	1	1	0
2	1	0	1	1	1	0	1	1
3	1	0	1	0	1	0	1	0
4	1	1	1	0	1	0	1	1
5	1	1	1	1	1	1	1	0
6	1	1	1	1	1	0	1	0
7	1	1	1	0	1	0	1	0
8	1	0	1	1	1	1	1	0
9	1	1	1	1	1	1	1	1
10	1	0	1	1	1	0	1	1
11	1	1	1	0	1	1	1	1
12	1	1	1	0	1	0	1	0
13	1	0	1	0	1	1	1	1
14	1	0	1	0	1	1	1	1

5.2.2.1.4 RACH message part for 20 ms message

The structure of Random-access message part for 20 ms message length is the same as two 10 ms Random-access messages sent consecutively.

TSGR1#9(99)j61

TSG-RAN Working Group 1 meeting #9 Dresden, Germany November 30 – December 3, 1999

Agenda item:

Source: Ericsson

Title: CR 25.211-011r1: Sliding paging indicators

Document for: Decision

Document TSGR1#9(99)i77, explains the method to introduce sliding paging indicators, and contains a CR, TS 25.214 CR 011. It was commented that the CR could be improved by adding an extra pair of brackets in the formula, to make sure that the precedence of multiplication and modulo operation was clear. This contribution contains the updated CR, revision 1.

3GPP TSG RAN WG1 Meeting #9 Dresden, Germany, Nov 30 – Dec 3, 1999

Document ???99???

e.g. for 3GPP use the format TP-99xxx or for SMG, use the format P-99-xxx

					lease see embedded helj	o file at the bottom of this
		CHANGE I	REQU	JEST 'p		w to fill in this form correctly.
		25.211	CR	011r1	Current Vers	sion: 3.0.0
GSM (AA.BB) or 3	G (AA.BBB) specifica	ation number↑		↑ CR nur	mber as allocated by MC0	Support team
For submission	meeting # here ↑	for info		X	strat non-strat	egic use only)
F	orm: CR cover sheet, ve	rsion 2 for 3GPP and SMG	The latest v	ersion of this form i	s available from: ftp://ftp.3gpp	o.org/Information/CR-Form-v2.doc
Proposed chan (at least one should be		(U)SIM	ME	X UTF	RAN / Radio X	Core Network
Source:	Ericsson				<u>Date</u>	<u>1999-11-25</u>
Subject:	Sliding pagi	ng indicators				
Work item:						
(only one category shall be marked	B Addition of	modification of fea		ier release	X Release:	Phase 2 Release 96 Release 97 Release 98 Release 99 X Release 00
Reason for change:		ging indicator sch he L1 changes ne			ed in WG1 and Wo	G2. This CR
Clauses affecte	ed: 5.3.3.7					
Other specs affected:		cifications	→ → → → →	List of CR	s: s: s:	
Other comments:						

5.3.3.7 Page Indication Channel (PICH)

The Page Indicator Channel (PICH) is a fixed rate (SF=256) physical channel used to carry the Page Indicators (PI). The PICH is always associated with an S-CCPCH to which a PCH transport channel is mapped.

Figure 22 illustrates the frame structure of the PICH. One PICH frame of length 10 ms consists 300 bits $(\underline{b_0}, \underline{b_1}, \dots, \underline{b_{299}})$. Of these, 288 bits $(\underline{b_0}, \underline{b_1}, \dots, \underline{b_{287}})$ are used to carry Page Indicators. The remaining 12 bits $(\underline{b_{288}}, \underline{b_{289}}, \dots, \underline{b_{299}})$ are undefined not used.




Figure 22: Structure of Page Indicator Channel (PICH)

N Page Indicators $\{PI_0, ..., PI_{N-1}\}$ are transmitted in each PICH frame, where N=18, 36, 72, or 144.

The PI calculated by higher layers for use for a certain UE, is mapped to the paging indicator PI_p, where p is computed as a function of the PI computed by higher layers, the SFN of the P-CCPCH radio frame during which the start of the PICH radio frame occurs, and the number of paging indicators per frame (N):

$$p = \left(PI + \left\lfloor \left(\left(18 \times \left(SFN + \left\lfloor SFN / 8 \right\rfloor + \left\lfloor SFN / 64 \right\rfloor + \left\lfloor SFN / 512 \right\rfloor \right) \right) \bmod 144 \right) \times \frac{N}{144} \right\rfloor \right) \bmod N.$$

The mapping from $\{PI_0, ..., PI_{N-1}\}\$ to the PICH bits $\{b_0, ..., b_{287}\}\$ are according to table 21.

Table 21: Mapping of Page Indicators (PI) to PICH bits

Number of PI per frame (N)	Pl _{ip} = 1	Pl _{ip} = 0
N=18	$\{b_{16ip}, \ldots, b_{16ip+15}\} = \{1,1,\ldots,1\}$	$\{b_{16ip},, b_{16ip+15}\} = \{0,0,,0\}$
N=36	$\{b_{8ip},, b_{8ip+7}\} = \{1, 1,, 1\}$	$\{b_{8ip},, b_{8ip+7}\} = \{0,0,,0\}$
N=72	$\{b_{4ip},, b_{4ip+3}\} = \{1, 1,, 1\}$	$\{b_{4ip},, b_{4ip+3}\} = \{0, 0,, 0\}$
N=144	$\{b_{2ip}, b_{2ip+1}\} = \{1,1\}$	$\{b_{2ip}, b_{2ip+1}\} = \{0,0\}$

If a Paging Indicator in a certain frame is set to "1" it is an indication that UEs associated with this Page Indicator should read the corresponding frame of the associated S-CCPCH.