TSG-RAN Working Group 1, Adhoc 21

Espoo, Finland, June 14-15, 2000

Agenda Item: AH21 **Source:** CWTS

To: TSG RAN WG1

Title: Commonalties between the two TDD options (continued)

Document for: Information and discussion

Introduction

In 3GPP, there are two options for TDD mode. They are high chip rate option (3.84Mcps) and low chip rate option (1.28Mcps). It has been mentioned in the input paper for WG1#13 that a lot of technical commonalties exist between these two options. Here more commonalties are described.

The sections with commonalties compared with the high chip rate TDD option

The following section of TR25.928 need no change compared with the existing TS 25.221: "Physical channels and mapping of transport channels onto physical channels (TDD)".

7.1.1	Transport channels
7.1.1.2	Common transport channels
7.2.2.1	Spreading
7.2.2.1.1	Spreading for Downlink Physical Channels
7.2.2.1.2	Spreading for Uplink Physical Channels
7.2.2.3.1	Midamble Transmit Power
7.2.3.5	Physical Uplink Shared Channel (PUSCH)
7.2.3.6	Physical Downlink Shared Channel (PDSCH)
7.3.2.5	Common Transport Channels for ODMA networks
7.3.2.6	The Uplink Shared Channel (USCH)
7.3.2.7	The Downlink Shared Channel (DSCH)
7.2.5	Midamble Allocation for Physical Channels

The following section of TR25.928 need no change compared with the existing TS 25.222: "Multiplexing and channel coding (TDD)".

Error detection
Radio frame segmentation
Rate matching
TrCH multiplexing
Transport format detection
-

11 Physical layer measurements (TDD)

[Note]

The Chapter 11 of TR25.928 need no change compared with the existing TS25.225: "Physical layer – Measurements (TDD)".

The general concept of physical layer measurement of the low chip rate TDD is common with the high chip rate TDD. So all the sections in Chapter 11 of TR25.928 should be mentioned as "common with the high chip rate TDD mode" and the detail range/mapping values should be discussed in WG4.

Conclusion

It is proposed to mark the above listed sections in TR25.928 as 'Common with the high chip rate $TDD\ mode$ '.