3GPP TSG Working Grou San Diego, CA USA February 28 – March 3, 20	-	TSGR1#11 (00)0200
3GPP TSG Working Group Beijing, China January 18-24, 2000	1#10	TSGR1#10(00) 0156
Agenda	5	
Source:	GBT	
Subject:	CR023 r2.0 25.211 CPCH-related technical changes and additions	editorial changes,
Document for	Approval	

The first revision of this CR partially included most of the changes that GBT proposed in the WG1#9 meeting. These changes were approved pending changing the format of the document. However, GBT has added new items to this CR that have been discussed on the reflector. Specifically several tables have been added to provide the DPDCH and DPCCH fields for the CPCH message part. Also the editorial change of CD-AICH to CD-ICH necessitates introduction of new physicial channel which is also proposed in this CR.

The second revision of this CR (r1.0) included a correction to the previous CR regarding section 5.3.3.7.

This revision of the CR (r2.0) is based on the latest 25.211 version 3.1.1.

TSG Working Group 1 # 11 San Diego, CA, USA, 2000

Document	R1·	-00	0200

e.g. for 3GPP use the format TP-99xxx or for SMG, use the format P-99-xxx

	CHANGE I	REQI	JEST			file at the bottom of t to fill in this form co	
	25.211	CR	023r2	2.0	Current Versi	on: <mark>3.1.1</mark>	
GSM (AA.BB) or 3G (AA.BBB) specifi	cation number \uparrow		↑ <i>CR</i>	? number as	s allocated by MCC	support team	
For submission to: RAN#7 list expected approval meeting # here	for a for infor version 2 for 3GPP and SMG		X	orm is availal	strate non-strate		nly)
Proposed change affects: (at least one should be marked with an X)	(U)SIM	ME		ITRAN /		Core Network	
Source: GBT					Date:	Feb 9, 2000	
Subject: CPCH-re	elated editorial c	hanges	, technic	al char	iges and add	litions to 25.	211.
Work item:							
(only one category B Addition o shall be marked C Functiona	nds to a correction		rlier releas	se X		Phase 2 Release 96 Release 97 Release 98 Release 99 Release 00	X
change: 2. Introduct	of tables for CPC ion of CD-ICH as a sc editorial changes	new phys	sical channe	el			
Clauses affected: 3.3, 5	<mark>.2.2.2.1, 5.2.2.2.4,</mark>	5.2.2.2.	<mark>5, 5.3.2.3,</mark>	<mark>5.3.3.6</mark>	<mark>, 5.3.3.7, 6, 7.</mark>	4	
Other specs affected:Other 3G cc Other GSM specifica MS test spe BSS test sp O&M specifica	itions cifications ecifications	-		CRs: CRs: CRs:			
Other comments:							


3 Abbreviations

For the purposes of the present document, the following abbreviations apply: Acquisition Indicator AI AICH Acquisition Indicator Channel AP Access Preamble BCH Broadcast Channel CCPCH Common Control Physical Channel CCTrCH Coded Composite Transport Channel **Collision Detection** CD **CD-ICH Collision Detection Indicator Channel Common Packet Channel** CPCH CPICH Common Pilot Channel DCH **Dedicated Channel** Dedicated Physical Control Channel DPCCH Dedicated Physical Channel DPCH DPDCH Dedicated Physical Data Channel DSCH Downlink Shared Channel DSMA-CD Digital Sense Multiple Access - Collison Detection DTX **Discontinuous Transmission** FACH Forward Access Channel FBI Feedback Information MUI Mobile User Identifier PCH Paging Channel P-CCPCH Primary Common Control Physical Channel Physical Common Packet Channel PCPCH PDSCH Physical Downlink Shared Channel Page Indicator PI PICH Page Indicator Channel Physical Random Access Channel PRACH Primary Synchronisation Code PSC Random Access Channel RACH RNC Radio Network Controller S-CCPCH Secondary Common Control Physical Channel SCH Synchronisation Channel SF Spreading Factor SFN System Frame Number SSC Secondary Synchronisation Code Space Time Transmit Diversity STTD Transport Format Combination Indicator TFCI Time Switched Transmit Diversity TSTD Transmit Power Control TPC UE User Equipment UMTS Terrestrial Radio Access Network UTRAN

5.2.2.2.1 CPCH transmission

The CPCH transmission is based on DSMA-CD approach with fast acquisition indication. The UE can start transmission at a number of well-defined time-offsets, relative to the frame boundary of the received BCH of the current cell. The access slot timing and structure is identical to RACH in section 5.2.2.1.1. The structure of the CPCH random access transmission is shown in figure 6. The CPCH random access transmission consists of one or several Access Preambles [A-P] of length 4096 chips, one Collision

Detection Preamble (CD-P) of length 4096 chips, a DPCCH Power Control Preamble (PC-P) which is either 0 slots or 8 slots in length, and a message of variable length Nx10 ms.





5.2.2.2.4 CPCH power control preamble part

The power control preamble segment is a DPCCH Power Control Preamble (PC-P). The following table 9 is identical to Rows 2 and 4 of table 2 in section 5.2.1. Table 9 defines the DPCCH fields which only include Pilot, FBI and TPC bits. The Power Control Preamble length is a parameter which shall take the values 0 or 8 slots, as set by the higher layers.

Slot Format #i	Channel Bit Rate (kbps)	Channel Symbol Rate (ksps)	SF	Bits/ Frame	Bits/ Slot	N _{pilot}	N _{tfCi}	N _{FBI}	N _{TPC}
0	15	15	256	150	10	8	0	0	2
1	15	15	256	150	10	7	0	1	2

5.2.2.2.5 CPCH message part

Figure 1 in section 5.2.1 shows the structure of the CPCH message part. Each message consists of up to N_Max_frames 10 ms frames. N_Max_frames is a higher layer parameter. Each 10 ms frame is split into 15 slots, each of length $T_{slot} = 2560$ chips. Each slot consists of two parts, a data part that carries higher layer information and a control part that carries Layer 1 control information. The data and control parts are transmitted in parallel.

The data part consists of $10*2^k$ bits, where k = 0, 1, 2, 3, 4, 5, 6, corresponding to spreading factors of 256, 128, 64, 32, 16, 8, 4 respectively. Note that various rates might be mapped to different signature sequences.

The spreading factor for the UL-DPCCH (message control part) is 256. The entries in <u>the following</u> table <u>+xxx</u> corresponding to spreading factors of 256 and below and table 2 [both in section 5.2.1] apply to the DPDCH <u>fields of and DPCCH fields respectively for</u> the CPCH message part.

<u>0</u>	nat #i		<u>el Bit Rate</u> bps)		<u>nel Symbo</u> te (ksps)	<u>SF</u>		<u>Bit</u> Fra		Bits Slo		<u>N_{data}</u>		
<u> </u>			15	110	15	256	6	15		10		10		
1		-	30		30	128	_	30		20		20		
2		-	<u>60</u>		60	64	_	60	_	40		40		
3		-	20		120	32	_	120		80		80		
4		2	240		240	16		240		160		160		
5		4	80		480	8		480	00	320)	320		
<u>6</u>		9	<u>)60</u>		<u>960</u>	<u>4</u>		<u>96(</u>	<u>00</u>	<u>64</u> ()	<u>640</u>		
The following table xxx corresponds to the DPCCH field of the CPCH message part. Table xxx: DPCCH fields of the CPCH message part. Slot Channel Bit Channel SF Bits/ Npriot NTFCI I														
Format #i		e (kbps)	<u>Symbol</u> (ksp	Rate		Frame	Slo	<u>ot</u>						
0		<u>15</u>	15		<u>256</u>	150	10)	6	2	2	0		
1		15	15	-	256	150	10		8	2	0	0		
2		15	15		256	150	10)	5	2	2	1		
<u>3</u>		<u>15</u>	<u>15</u>		<u>256</u>	<u>150</u>	<u>10</u>)	<u>7</u>	<u>2</u>	<u>0</u>	1		
<u>4</u>		<u>15</u>	<u>15</u>		<u>256</u>	<u>150</u>	<u>10</u>)	<u>6</u>	2	<u>0</u>	2		
<u>5</u>		<u>15</u>	<u>15</u>		<u>256</u>	<u>150</u>	10)	<u>5</u>	1	2	2		
			e structure o											
			e structure of each of leng		<u>= 2560 chi</u>	ps, corresp								
<u>10 ms is s</u>					<u>= 2560 chi</u> D									
<u>10 ms is s</u>	<u>split int</u>		each of len		<u>= 2560 chi</u> D N _{da}	ps, corresp Pata ta bits	onding	<u>g to or</u>		wer-con	trol peri			
<u>l0 ms is s</u> DF	<u>split int</u>		each of len; Pilot	<u>gth T_{slot}</u>	= 2560 chi D N _{dat}	ps, correspondent	onding FI	g to or BI		wer-con	trol peri			
<u>l0 ms is s</u> DF	split inte		each of len; Pilot N _{pilot} bit:	<u>gth T _{slot}</u> s	= 2560 chi D N _{da} T N _{TI}	ps, corresp bata ta bits FCI FCI FCI bits	FI N _{FBI}	<u>g to or</u>		wer-con	trol peri			
<u>10 ms is s</u> DF	split inte		each of len; Pilot N _{pilot} bit:	<u>gth T _{slot}</u> s	= 2560 chi D N _{da} T N _{TI}	ps, correspondent	FI N _{FBI}	g to or BI		wer-con	trol peri			
<u>10 ms is s</u> DF	split inte		each of len; Pilot N _{pilot} bit:	<u>gth T _{slot}</u> s	= 2560 chi D N _{da} T N _{TI}	ps, corresp bata ta bits FCI FCI FCI bits	FI N _{FBI}	g to or BI		wer-con	trol peri			
<u>10 ms is s</u> DF	split inte		each of len; Pilot N _{pilot} bit:	<u>gth T _{slot}</u> s	= 2560 chi D N _{da} T N _{TI}	ps, corresp bata ta bits FCI FCI FCI bits	FI N _{FBI}	g to or BI		wer-con	trol peri			
<u>10 ms is s</u> DF	split inte		each of len; Pilot N _{pilot} bit:	<u>gth T _{slot}</u> s	= 2560 chi D N _{da} T N _{TI}	ps, corresp bata ta bits FCI FCI FCI bits	FI N _{FBI}	g to or BI		TPC	trol peri			
<u>10 ms is s</u> DF	split inte	o 15 slots,	Pilot N _{pilot} bit	$\frac{\text{gth T}_{\text{slot}}}{\text{s}}$	= 2560 chi D N _{da} T N _{TI} 50 chips, 10	ps, corresp ata ta bits FCI FCI bits *2 ^k bits (k=0	FI N _{FBI}	g to or BI		TPC	bits			

Table xxx: DPDCH fields of the CPCH message part

The spreading factor may vary in time (per frame). However, the SF can never be lower than the initially UTRAN-granted Spreading Factor.

5.3.2.3 **DL-DPCCH** for CPCH

The spreading factor for the UL-DPCCH (message control part) is 256. The spreading factor for the DL-DPCCH (message control part) is 512. The following table 15 shows the DL-DPCCH fields (message control part) which are identical to the first row of table 11 in section 5.3.2.

Table 15: DPDCH and DPCCH fields for CPCH message transmission

Slot Format	Channel Bit	Channel Symbol	SF	E	Bits/Frame		Bits/ Slot		DCH /Slot	DPCCH Bits/Slot						
#i	Rate (kbps)	Rate (ksps)		DPDCH	DPCCH	тот		NData1	NData2	NTFCI	NTPC	NPilot				
0	15	7.5	512	60	90	150	10	<u> 20</u>	2 4	0	2	4				

5.3.3.6 **Acquisition Indicator Channel (AICH)**

The Acquisition Indicator channel (AICH) is a physical channel used to carry Acquisition Indicators (AI). Acquisition Indicator AIs corresponds to signature s on the PRACH or PCPCH. Note that for PCPCH, the AICH either corresponds to an access preamble or a CD preamble. The AICH corresponding to the access preamble is an AP-AICH and the AICH corresponding to the CD preamble is a CD-AICH. The AP-AICH and CD AICH use different channelization codes, see further[4], Section 4.3.3.2.

Figure 19 illustrates the structure of the AICH. The AICH consists of a repeated sequence of 15 concecutive access slots (AS), each of length 40 bit intervals. Each access slot consists of two parts, an Acquisition-Indicator (AI) part consisting of 32 real-valued symbols a_0, \ldots, a_{31} and an unused part consisting of 8 real-valued symbols a₃₂, ..., a₃₉.

The phase reference for the AICH is the Primary CPICH.




Figure 19: Structure of Acquisition Indicator Channel (AICH)

The real-valued symbols a_0, a_1, \ldots, a_{31} in Figure 19 are given by

$$a_{j} = \sum_{s=0}^{15} AI_{s}b_{s,j}$$

where AI_s , taking the values +1, -1, and 0, is the acquisition indicator corresponding to signature s and the sequence $b_{s,0}, \ldots, b_{s,31}$ is given by Table 20.

The real-valued symbols a₃₂, a₃₃, ..., a₃₉ in Figure 19 are undefined.

In case STTD-based open-loop transmit diversity is applied to AICH, STTD encoding according to section 5.3.1.1.1 is applied to each sequence $b_{s,0}$, $b_{s,1}$, ..., $b_{s,31}$ separately before the sequences are combined into AICH symbols a_0 , ..., a_{31} .

S														k) _{s,0} ,	b _{s,1}	ı,	b _{s,3}	31													
0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	1	1	-1	-1	1	1	-1	-1	1	1	-1	-1	1	1	-1	-1	1	1	-1	-1	1	1	-1	-1	1	1	-1	-1	1	1	-1	-1
2	1	1	1	1	-1	-1	-1	-1	1	1	1	1	-1	-1	-1	-1	1	1	1	1	-1	-1	-1	-1	1	1	1	1	-1	-1	-1	-1
3	1	1	-1	-1	-1	-1	1	1	1	1	-1	-1	-1	-1	1	1	1	1	-1	-1	-1	-1	1	1	1	1	-1	-1	-1	-1	1	1
4	1	1	1	1	1	1	1	1	-1	-1	-1	-1	-1	-1	-1	-1	1	1	1	1	1	1	1	1	-1	-1	-1	-1	-1	-1	-1	-1
5	1	1	-1	-1	1	1	-1	-1	-1	-1	1	1	-1	-1	1	1	1	1	-1	-1	1	1	-1	-1	-1	-1	1	1	-1	-1	1	1
6	1	1	1	1	-1	-1	-1	-1	-1	-1	-1	-1	1	1	1	1	1	1	1	1	-1	-1	-1	-1	-1	-1	-1	-1	1	1	1	1
7	1	1	-1	-1	-1	-1	1	1	-1	-1	1	1	1	1	-1	-1	1	1	-1	-1	-1	-1	1	1	-1	-1	1	1	1	1	-1	-1
8	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1
9	1	1	-1	-1	1	1	-1	-1	1	1	-1	-1	1	1	-1	-1	-1	-1	1	1	-1	-1	1	1	-1	-1	1	1	-1	-1	1	1
10	1	1	1	1	-1	-1	-1	-1	1	1	1	1	-1	-1	-1	-1	-1	-1	-1	-1	1	1	1	1	-1	-1	-1	-1	1	1	1	1
11	1	1	-1	-1	-1	-1	1	1	1	1	-1	-1	-1	-1	1	1	-1	-1	1	1	1	1	-1	-1	-1	-1	1	1	1	1	-1	-1
12	1	1	1	1	1	1	1	1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	-1	1	1	1	1	1	1	1	1
13	1	1	-1	-1	1	1	-1	-1	-1	-1	1	1	-1	-1	1	1	-1	-1	1	1	-1	-1	1	1	1	1	-1	-1	1	1	-1	-1
14	1	1	1	1	-1	-1	-1	-1	-1	-1	-1	-1	1	1	1	1	-1	-1	-1	-1	1	1	1	1	1	1	1	1	-1	-1	-1	-1
15	1	1	-1	-1	-1	-1	1	1	-1	-1	1	1	1	1	-1	-1	-1	-1	1	1	1	1	-1	-1	1	1	-1	-1	-1	-1	1	1

Table 20: AICH signature patterns

5.3.3.7 Collision Detection Indicator Channel (CD-ICH)

The Collision Detection Indicator channel (CD-ICH) is a physical channel used to carry Collision Detection Indicators (CD-I). Collision Detection Indicator CDI_s corresponds to signature s on the PCPCH. Everything in the previous section applies to this section as well. CD-ICH and AICH may use the same or different channelization codes.

5.3.3.78 Page Indicator Channel (PICH)

6 Mapping of transport channels onto physical channels

Figure 21 summarises the mapping of transport channels onto physical channels.




Figure 21: Transport-channel to physical-channel mapping

The DCHs are coded and multiplexed as described in [3], and the resulting data stream is mapped sequentially (first-in-first-mapped) directly to the physical channel(s). The mapping of BCH and FACH/PCH is equally straightforward, where the data stream after coding and interleaving is mapped sequentially to the Primary and Secondary CCPCH respectively. Also for the RACH, the coded and interleaved bits are sequentially mapped to the physical channel, in this case the message part of the random access burst on the PRACH.

7.4 PCPCH/AICH timing relation

Everything in the previous section [PRACH/AICH] applies to this section as well. The timing relationship between preambles, AICH, and the message is the same as PRACH/AICH. Note that the collision resolution preambles follow the access preambles in PCPCH/AICH. However, the timing relationships between CD-Preamble and CD-AICH is identical to RACH Preamble and AICH. The timing relationship between CD-AICH and the Power Control Preamble in CPCH is identical to AICH to message in RACH. The T_{cpch} timing parameter is identical to the PRACH/AICH transmission timing parameter. When T_{cpch} is set to zero or one, the following PCPCH/AICH timing values apply:

Note that a1 corresponds to AP-AICH and a2 corresponds to CD-AICH.

 τ_{p-p} = Time to next available access slot, between Access Preambles.

Minimum time = 15360 chips + 5120 chips X Tcpch

Maximum time = 5120 chips X 12 = 61440 chips

- Actual time is time to next slot (which meets minimum time criterion) in allocated access slot subchannel group.
- $\tau_{p-al} =$ Time between Access Preamble and AP-AICH has two alternative values: 7680 chips or 12800 chips, depending on T_{cpch}
- $\tau_{a1-cdp} =$ Time between receipt of AP-AICH and transmission of the CD Preamble has one value: 7680 chips.
- $\tau_{p-cdp} = T_{cpch}$ Time between the last AP and CD Preamble. is either 3 or 4 access slots, depending on
- $\tau_{cdp-a2} =$ Time between the CD Preamble and the CD-AICH has two alternative values: 7680 chips or 12800 chips, depending on T_{cpch}
 - $\tau_{cdp-pcp} =$ Time between CD Preamble and the start of the Power Control Preamble is either 3 or 4 depending on T_{cpch} .

Figure 25 illustrates the PCPCH/AICH timing relationship when T_{cpch} is set to 0 and all access slot subchannels are available for PCPCH.




Figure 25: Timing of PCPCH and AICH transmission as seen by the UE, with T_{cpch}= 0