TSG-RAN Working Group 1(Radio) meeting #6 Espoo, Finland 13-16<sup>th</sup> , July 1999 TSGR1#6(99) 946

Source: LGIC

# Title: Alternative Uplink Puncturing Algorithm

### 1. Introduction

Samsung proposed a new universal puncturing algorithm in this meeting. But to our knowledge, the uplink part of this algorithm is ambiguous. Therefore, we propose an alternative puncturing algorithm for uplink. The basic idea is similar to that of the previously presented algorithm[7]. In other words, we can divide the column sequence into the 'y' sequence of  $1^{st}$  RSC encoder and 'z' sequence of  $2^{nd}$  RSC encoder then, apply the similar procedure to the previously presented algorithm to calculate the shifting parameter *S* for each column sequences.

# 2. Design of Alternative Uplink Puncturing Algorithm for Turbo Code

The design rules imposed on the uplink puncturing algorithm for turbo code are as below.

### Preventing puncturing of systematic bits

Systematic bits of turbo code are more important than parity bits which means that puncturing of one systematic bit results in more performance degradation than a parity bit.

### Equal amount and uniform puncturing of parity bits of two encoders

In order to maximise the BER performance of turbo code, the coding strength of each RSC code must be balanced. Balanced puncturing of parity bits between the two encoders means balanced puncturing of each RSC code.

### Equal amount of puncturing for each 1st MIL interleaved column sequence

For the uplink, rate matching algorithm is performed over 1<sup>st</sup> MIL interleaved sequence and therefore, rate matching must be performed in a way that every column sequence has an equal amount of puncturing. The purpose of uplink rate matching for turbo code is to satisfy the original property of turbo puncturing algorithm in the view point of "before the 1<sup>st</sup> MIL original code sequence" while applying the equal amount of puncturing over each interleaved sequence.

### Providing a unified rate matching algorithm for uplink and downlink

For the simplicity of implementation, it is desirable to use a unified rate matching algorithm for uplink and downlink.

## 3. The Description of Alternative Uplink Puncturing Algorithm

Figure 1 shows the example of writing the  $1^{st}$  MIL of K=8. In figure 1, In the figure, 'x' means the systematic code bit, 'y' the parity bit from  $1^{st}$  RSC encoder and 'z' from the  $2^{nd}$  RSC encoder. The subscript of each bit is the order of code symbol. This example is the case of totally 96 code symbol so 288 code bits.

The basic idea of this proposal is that we can use two rate matching algorithm in independent and parallel manner. In other words, rate matching algorithm 1 for 'y' sequences for each column and rate matching algorithm 2 for 'z' sequences for each column operate simultaneously.

For this purpose, we can divide the each column sequence of figure 1 into two groups. One is the group of 'y' bit sequence and the other is the group of 'z' bit sequence.

Then, we can obtain the virtual interleaver memory as shown in figure 2. Figure 2-(a) is an example of virtual interleaver for 'y' bit sequence and figure 2-(b) is an example of virtual interleaver for 'z' bit sequence.

The bold number of the 1<sup>st</sup> row for each virtual interleaver represents the actual column number of original interleaver. That is, the 1<sup>st</sup> column of the left interleaver represents the 1<sup>st</sup> column of the original MIL interleaver and the 2<sup>nd</sup> column represents the 7<sup>th</sup> column of the original MIL interleaver, and vice versa. The mapping of virtual interleaver column index to the original interleaver column index can be simply described by the next equation

Q(k)	=	(3k + 1)	mod	$K : k = 0, 1, 2, \cdots K - 1$	(mapping rule for 'y' bit sequence)
Q(k)	=	(3k + 2)	mod	$K : k = 0, 1, 2, \cdots K - 1$	(mapping rule for 'z' bit sequence)

x <sub>0</sub>	<b>y</b> 0	Z <sub>0</sub>	x1	y1	Z1	x <sub>2</sub>	<b>y</b> <sub>2</sub>
Z2	X3	<b>y</b> 3	Z3	X4	<b>y</b> 4	Z4	X5
<b>y</b> 5	Z5	x <sub>6</sub>	<u>у</u> 6	Z <sub>6</sub>	X7	<b>y</b> 7	Z7
X8	<b>y</b> 8	Z8	X9	<b>y</b> 9	<b>Z</b> 9	X10	<b>y</b> 10
Z <sub>10</sub>	x <sub>11</sub>	y11	Z <sub>11</sub>	x <sub>12</sub>	y <sub>13</sub>	Z <sub>12</sub>	x <sub>13</sub>
<b>y</b> 13	Z13	X14	<b>y</b> <sub>14</sub>	Z14	X15	<b>y</b> 15	Z15
X16	<b>y</b> <sub>16</sub>	Z16	X17	<b>y</b> 17	Z17	X18	<b>y</b> 18
Z <sub>18</sub>	X19	<b>y</b> <sub>19</sub>	Z19	x <sub>20</sub>	<b>y</b> <sub>20</sub>	Z <sub>20</sub>	x <sub>21</sub>
<b>y</b> 21	Z21	X22	<b>y</b> 22	Z22	X23	<b>y</b> 23	Z23
x <sub>24</sub>	<b>y</b> <sub>24</sub>	Z <sub>24</sub>	X25	<b>y</b> <sub>25</sub>	Z <sub>25</sub>	X26	<b>y</b> <sub>26</sub>
Z26	X27	<b>y</b> 27	Z27	X28	<b>y</b> 28	Z28	X29
<b>y</b> <sub>29</sub>	Z29	x <sub>30</sub>	<b>y</b> <sub>30</sub>	Z30	x <sub>31</sub>	<b>y</b> <sub>31</sub>	Z31
X32	<b>y</b> 32	Z32	X33	<b>y</b> 33	Z33	X34	<b>y</b> 34
Z34	X35	<b>y</b> 35	Z35	X36	<b>y</b> <sub>36</sub>	Z36	X37
<b>y</b> 37	Z37	X38	y <sub>38</sub>	Z38	X39	<b>y</b> 39	Z39
X40	<b>y</b> 40	Z40	X41	Y41	Z41	X42	y42
Z42	x43	y43	Z43	X44	<b>y</b> 44	Z44	X45
Y45	Z45	X46	<b>y</b> 46	Z46	X47	<b>y</b> 47	Z47
X48	<b>y</b> <sub>48</sub>	Z48	X49	y49	Z49	X50	<b>y</b> 50
Z50	X51	<b>y</b> 51	Z51	X52	<b>y</b> 52	Z52	X53
<b>y</b> 53	Z53	X54	<b>y</b> 54	Z54	X55	<b>y</b> 55	Z55
X56	<b>y</b> 56	Z57	X57	<b>y</b> 57	Z57	X58	<b>y</b> 58
Z58	X59	<b>Y</b> 59	Z59	X60	<b>y</b> 60	Z60	X61
y <sub>61</sub>	Z61	X62	y <sub>62</sub>	Z62	X63	y <sub>63</sub>	Z63
X64	<b>y</b> 64	Z64	X65	<b>Y</b> 65	Z65	X66	<b>Y</b> 66
Z66	X67	<b>y</b> 67	Z67	X68	y <sub>68</sub>	Z68	X69
<b>y</b> 69	Z69	X70	<b>Y</b> 70	Z70	X71	<b>y</b> 71	Z71
X72	<b>y</b> <sub>72</sub>	Z <sub>72</sub>	X73	<b>y</b> 73	Z73	X74	<b>y</b> 74
Z74	X75	<b>y</b> 75	Z75	X76	<b>y</b> 76	Z76	X77
<b>y</b> 77	Z77	X78	<b>Y</b> 78	Z78	X79	<b>y</b> 79	Z79
X80	y <sub>80</sub>	Z80	x <sub>81</sub>	y <sub>81</sub>	Z81	X82	y <sub>82</sub>
Z82	X83	<b>y</b> 83	Z83	X84	<b>y</b> 84	Z84	X85
y <sub>85</sub>	Z85	x <sub>86</sub>	y <sub>86</sub>	Z86	X87	y <sub>87</sub>	Z87
X88	y88	Z88	X89	<b>y</b> 89	Z89	X90	<b>y</b> 90
Z90	X91	<b>y</b> 91	Z91	X92	y92	Z92	X93
<b>y</b> 93	Z93	X94	y <sub>94</sub>	Z94	X95	<b>y</b> 95	Z95

Figure 1. example of writing the interleaver memory

1	4	7	2	5	0	3	6
<b>y</b> 0	<b>y</b> 1	<b>y</b> <sub>2</sub>	y <sub>3</sub>	y4	y5	<u>у</u> 6	<b>y</b> 7
<b>y</b> 8	<b>y</b> 9	<b>y</b> 10	y11	y12	<b>y</b> 13	y14	<b>y</b> 15
y <sub>16</sub>	y <sub>17</sub>	y <sub>18</sub>	y <sub>19</sub>	y <sub>20</sub>	y <sub>21</sub>	y <sub>22</sub>	y <sub>23</sub>
<b>y</b> 24	<b>y</b> 25	<b>y</b> 26	<b>y</b> 27	<b>y</b> 28	<b>y</b> 29	<b>y</b> 30	<b>y</b> 31
<b>y</b> <sub>32</sub>	<b>y</b> 33	<b>y</b> <sub>34</sub>	<b>y</b> 35	<b>y</b> 36	<b>y</b> 37	y <sub>38</sub>	<b>y</b> 39
<b>y</b> 40	<b>Y</b> 41	<b>y</b> 42	<b>y</b> 43	<b>y</b> 44	<b>y</b> 45	<b>y</b> 46	<b>y</b> 47
y <sub>48</sub>	y49	<b>y</b> 50	y <sub>51</sub>	<b>y</b> 52	<b>y</b> 53	y54	<b>y</b> 55
<b>Y</b> 56	<b>y</b> 57	y <sub>58</sub>	<b>y</b> 59	<b>y</b> 60	y <sub>61</sub>	y <sub>62</sub>	<b>y</b> 63
<b>y</b> 64	Y65	<b>y</b> 66	<b>y</b> 67	<b>Y</b> 68	<b>y</b> 69	<b>y</b> 70	<b>y</b> 71
<b>y</b> 72	<b>y</b> 73	<b>y</b> 74	<b>y</b> 75	<b>y</b> 76	<b>y</b> 77	<b>y</b> 78	<b>y</b> 79
<b>Y</b> 80	<b>y</b> 81	<b>y</b> 82	<b>y</b> 83	<b>y</b> 84	<b>y</b> 85	<b>y</b> 86	<b>y</b> 87
y <sub>88</sub>	y <sub>89</sub>	<b>y</b> 90	y91	y92	<b>y</b> 93	<b>y</b> 94	<b>y</b> 95

2	5	0	3	6	1	4	7
Z0	Z1	Z2	Z3	<b>Z</b> 4	Z5	Z6	<b>Z</b> 7
Z8	Z9	Z10	Z <sub>11</sub>	z <sub>12</sub>	Z <sub>13</sub>	Z <sub>14</sub>	Z <sub>15</sub>
z <sub>16</sub>	Z <sub>17</sub>	Z18	Z19	z <sub>20</sub>	z <sub>21</sub>	z <sub>22</sub>	z <sub>23</sub>
Z24	Z25	Z26	Z27	Z28	Z29	Z30	Z31
Z <sub>32</sub>	Z33	Z34	Z35	Z36	Z37	Z38	Z39
Z40	Z41	Z42	Z43	Z44	Z45	Z46	Z47
Z48	Z49	Z50	Z51	Z52	Z53	Z54	Z55
Z56	Z57	Z58	Z59	Z60	Z61	Z62	Z63
Z <sub>64</sub>	Z65	Z66	Z67	Z68	Z69	Z70	Z71
Z <sub>72</sub>	Z <sub>73</sub>	Z74	Z75	Z76	Z77	Z78	Z79
Z80	Z81	Z82	Z83	Z84	Z85	Z86	Z87
Z88	Z89	Z90	Z91	Z92	Z93	Z94	Z95

Figure 2-(a). virtual interleaver for 'y' sequence

Figure 2-(b). virtual interleaver for 'z' sequence

Let's assume that among total number of 36 code bits for each column, 4 bits are to be punctured. In this case,  $N_c$  is 96 and P is 4. Then, we can use two rate matching procedure for each 'y' and 'z' sequence in figure 2-(a) and figure 2-(b). All we need to do is to calculate the shifting parameter for each column of 1<sup>st</sup> interleaver for each rate matching algorithm.

The shifting parameter for each column is calculated in the similar procedure.

#### 1) Calculation of Shifting Parameter for 'y' sequence

 $N = \left\lfloor \frac{N_c}{3} \right\rfloor : \lfloor x \rfloor \text{ is the largest integer which does not exceed the value of 'x'}$  $N_i = N - \left\lceil \frac{P}{2} \right\rceil : \lfloor x \rceil \text{ is the smallest integer which exceeds the value of 'x'}$  $q = \left\lfloor \frac{N}{|N_i - N|} \right\rfloor : q \text{ means the average puncturing distance of 'y' sequence}$ 

From the value of q, we can find the shifting parameter S guaranteeing the overall uniformity over "before the 1<sup>st</sup> interleaved 'y' sequence" as follows.

1;

 $if(q \le 2)$ {

for(k=0; k < K; k++) { if((k%2)=0)  $S[R[(3k+1) \mod K]] = 0;$ 

else

if
$$((q\%2)=1)$$
  
 $q' = q - \frac{G.C.D(q, K)}{K}$ ; to avoid hitting the same column  
else  $q' = q$   
for $(i=0; i < K; i++)$  {  
 $k = \lfloor i * q' \rfloor \% K;$   
 $S[R[(3k+1) \mod K]] = \lfloor i * q' \rfloor$  div  $K;$   
}

In the above procedure, R [] means the mapping pattern of the 1<sup>st</sup> MIL interleaver.

#### 2) Calculation of Shifting Parameter for 'z' sequence

}

$$N = \left\lfloor \frac{N_c}{3} \right\rfloor : \lfloor x \rfloor \text{ is the largest integer which does not exceed the value of 'x'}$$
$$N_i = N - \left\lceil \frac{P}{2} \right\rceil : \lfloor x \rceil \text{ is the smallest integer which exceeds the value of 'x'}$$
$$q = \left\lfloor \frac{N}{|N_i - N|} \right\rfloor : q \text{ means the average puncturing distance of 'z' sequence}$$

From the value of q, we can find the shifting parameter S guaranteeing the overall uniformity over "before the 1<sup>st</sup> interleaved 'z' sequence" as follows.

```
if(q \leq 2){
           for(k=0; k<K; k++) {
                     if((k%2)=0)
                               S[R[(3k+2) \mod K]] = 0;
                     else
                               S[R[(3k+2) \mod K]] = 1;
          }
}
else{
          if((q%2)=1)
                    q' = q - \frac{G.C.D(q, K)}{K}; to avoid hitting the same column
          else
                    q' = q
          for(i=0; i<K ; i++) {
                    k = \left[i * q'\right] \% K;
                    S[R[(3k+2) \mod K]] = \left\lceil i * q' \right\rceil \operatorname{div} K;
```

}

}

Then using the shifting parameter obtained through the procedure of (1) and (2), the two rate matching block operates simultaneously. The rate matching procedure can be described as follows.

### (3) Rate Matching Procedure

 $S_0 = \{d_{N_1}, d_{N_2}, \dots d_{N_c}\}$ : set of  $N_C$  data bits for each column

 $N_i$ : symbol number after puncturing

$$N = \lfloor N_c / 3 \rfloor$$

k: column index k=0,1,2,3,....,K-1 (K: Column number of 1<sup>st</sup> MIL)

if puncturing is to be performed

 $y = N - N_i$  $e = (2*S(k) * y + N) \mod 2N \qquad --initial \ error \ e_{offset}$ 

-S(k) from procedure 1 if 'y' sequence puncturing and from procedure 2 if 'z' sequence puncturing

```
if(e=0) e=2N
```

```
m = 1 --- index for current symbol
```

do while  $m \le N$ 

e = e - 2 \* y -- update error

if  $e \le 0$  then -- check if symbol number m should be punctured

puncture bit *m* from set  $S_0$ 

```
e = e + 2*N -- update error
```

end if

```
m = m + 1 -- index for next symbol
```

end do

end if

else if repetition is to be performed

 $y = N - N_i$  $e = (2*S(k) * y + N) \mod 2N$ -- initial error e<sub>offset</sub> -S(k) from procedure 1 if 'y' sequence repetition and from procedure 2 if 'z' sequence repetition if (e=0) e=2Nm = 1-- index for current symbol do while  $m \le N$ e = e - 2 \* y-- update error if  $e \le 0$  then -- check if symbol number m should be repeated repeat bit *m* from set  $S_0$ e = e + 2\*N-- update error end if m = m + 1-- index for next symbol

end do

Using the above procedure, we can obtain the puncturing pattern which satisfies almost all of the requirements for turbo code puncturing.

### 4. Example of Puncturing Pattern of the Alternative Algorithm

Let's assume the case when among the 36 code bits for each column, 4 bits are to be punctured.

Then, by applying the above procedure, we can obtain the puncturing pattern for each virtual interleaver as shown in figure 3-(a) and figure 3-(b)

1	4	7	2	5	0	3	6
<b>y</b> 0	y1	<b>y</b> <sub>2</sub>	<b>y</b> <sub>3</sub>	<b>y</b> <sub>4</sub>	<b>y</b> 5	<b>y</b> 6	<b>y</b> 7
<b>y</b> 8	<b>y</b> 9	<b>y</b> 10	<b>y</b> <sub>11</sub>	y12	<b>y</b> 13	<b>y</b> 14	y15
y <sub>16</sub>	y <sub>17</sub>	y <sub>18</sub>	y19	y <sub>20</sub>	y <sub>21</sub>	y <sub>22</sub>	y <sub>23</sub>
y <sub>24</sub>	<b>y</b> <sub>25</sub>	y <sub>26</sub>	<b>y</b> 27	y <sub>28</sub>	y <sub>29</sub>	<b>y</b> <sub>30</sub>	y <sub>31</sub>
<b>y</b> 32	<b>y</b> 33	<b>y</b> 34	<b>y</b> 35	<b>y</b> 36	<b>y</b> 37	<b>Y</b> 38	<b>y</b> 39
<b>y</b> <sub>40</sub>	y <sub>41</sub>	y <sub>42</sub>	y43	<b>y</b> 44	y45	y46	y47
<b>Y</b> 48	<b>y</b> 49	<b>Y</b> 50	<b>y</b> 51	<b>y</b> 52	<b>Y</b> 53	<b>y</b> 54	<b>y</b> 55
<b>y</b> 56	<b>y</b> 57	<b>y</b> 58	<b>y</b> 59	<b>y</b> <sub>60</sub>	y <sub>61</sub>	y <sub>62</sub>	y <sub>63</sub>
<b>y</b> 64	Y65	<b>Y</b> 66	<b>Y</b> 67	<b>y</b> 68	<b>Y</b> 69	<b>Y</b> 70	<b>y</b> 71
<b>y</b> 72	<b>y</b> 73	<b>y</b> 74	<b>y</b> 75	<b>y</b> 76	<b>y</b> 77	<b>y</b> 78	<b>y</b> 79
<b>y</b> 80	<b>y</b> 81	y82	<b>y</b> 83	<b>y</b> 84	<b>y</b> 85	<b>y</b> 86	<b>y</b> 87
y <sub>88</sub>	y <sub>89</sub>	<b>y</b> 90	<b>y</b> <sub>91</sub>	y <sub>92</sub>	<b>y</b> 93	<b>y</b> 94	y <sub>95</sub>

Figure 3-(a). puncturing pattern for 'y' sequences

2	5	0	3	6	1	4	7
Z <sub>0</sub>	z <sub>1</sub>	z <sub>2</sub>	Z3	Z4	Z5	Z <sub>6</sub>	Z7
Z8	Z9	Z10	Z11	Z12	Z13	Z14	Z15
Z16	Z <sub>17</sub>	Z <sub>18</sub>	Z19	z <sub>20</sub>	z <sub>21</sub>	Z <sub>22</sub>	Z <sub>23</sub>
Z24	Z25	Z26	Z27	Z28	Z29	Z30	Z31
Z <sub>32</sub>	Z33	Z34	Z35	Z36	Z37	Z38	Z39
Z40	Z41	Z42	Z43	Z44	Z45	Z46	Z47
Z48	Z49	Z50	Z51	Z52	Z53	Z54	Z55
Z56	Z57	Z58	Z59	Z60	Z61	Z62	Z63
Z64	Z65	Z66	Z67	Z68	Z69	Z70	Z71
Z <sub>72</sub>	Z73	Z74	Z75	Z76	Z77	Z78	Z79
Z80	Z81	Z82	Z83	Z84	Z85	Z86	Z87
Z88	Z89	Z90	Z91	Z92	Z93	Z94	Z95

Figure 3-(b). puncturing pattern for 'z' sequences

Then we can obtain the resulting puncturing pattern as shown in figure 4. As can be seen in figure 4, puncturing of 'y' sequence and 'z' sequence occurs simultaneously. But if the initial offsets for each sequences are calculated in a different manner, then another pattern can be obtained.

The problem occurs if the puncturing number for each column is an odd number. Then, in the extreme case, 8 more 'y' bits can be punctured than 'z' bits or 8 more 'z' bits than 'y' bits. If it is preferred to avoid this problem, the number of  $\begin{bmatrix} n \\ n \end{bmatrix}$ 

puncturing for each sequence can be calculated by  $\left\lceil \frac{P}{2} \right\rceil$ . Using this number, shifting parameters for each sequence are

calculated. Then two rate matching algorithm operates simultaneously, knowing that for example, for odd numbered column in the 1<sup>st</sup> interleaver, the last puncturing of 'y' must be avoided and for even numbered column, the last puncturing of 'z' must be avoided.

X0	<b>y</b> 0	Z <sub>0</sub>	X1	<b>y</b> 1	Z1	x2	<b>y</b> <sub>2</sub>
z <sub>2</sub>	X3	<b>y</b> 3	Z3	x4	<b>y</b> 4	$z_4$	X5
<b>y</b> 5	Z5	X6	<b>y</b> 6	Z6	X7	<b>y</b> 7	Z7
X <sub>8</sub>	y <sub>8</sub>	Z8	X9	<b>y</b> 9	Z9	X10	y <sub>10</sub>
Z10	x <sub>11</sub>	y11	Z <sub>11</sub>	x <sub>12</sub>	y <sub>13</sub>	Z <sub>12</sub>	x <sub>13</sub>
<b>y</b> 13	Z13	X14	<b>y</b> 14	Z14	X15	<b>y</b> 15	Z15
x <sub>16</sub>	y <sub>16</sub>	Z16	X17	y <sub>17</sub>	Z <sub>17</sub>	x <sub>18</sub>	y <sub>18</sub>
Z18	X19	<b>y</b> 19	Z19	X20	<b>y</b> 20	Z20	x <sub>21</sub>
y <sub>21</sub>	z <sub>21</sub>	x <sub>22</sub>	y <sub>22</sub>	z <sub>22</sub>	x <sub>23</sub>	y <sub>23</sub>	Z <sub>23</sub>
X24	<b>y</b> 24	Z24	X25	<b>y</b> 25	Z25	X26	<b>y</b> 26
z <sub>26</sub>	x <sub>27</sub>	y <sub>27</sub>	Z <sub>27</sub>	x <sub>28</sub>	y <sub>28</sub>	Z <sub>28</sub>	x <sub>29</sub>
y <sub>29</sub>	Z29	X30	<b>y</b> <sub>30</sub>	Z30	x <sub>31</sub>	<b>y</b> <sub>31</sub>	Z31
X32	y32	Z32	X33	<b>y</b> 33	Z33	X34	<b>y</b> 34
Z <sub>34</sub>	X35	y <sub>35</sub>	Z35	x <sub>36</sub>	y <sub>36</sub>	Z36	X37
<b>y</b> 37	Z37	X38	<b>y</b> 38	Z38	X39	<b>y</b> 39	Z39
x40	<b>y</b> <sub>40</sub>	Z40	x <sub>41</sub>	y41	Z41	x <sub>42</sub>	y <sub>42</sub>
Z42	X43	<b>y</b> 43	Z43	X44	<b>y</b> 44	<b>Z</b> 44	X45
<b>y</b> 45	Z45	X46	y <sub>46</sub>	Z46	X47	<b>y</b> 47	Z47
X48	<b>y</b> 48	Z48	X49	<b>Y</b> 49	Z49	X50	<b>y</b> 50
Z50	X51	Y51	Z51	X52	y52	Z52	X53
<b>Y</b> 53	Z53	X54	<b>y</b> 54	Z54	X55	<b>Y</b> 55	Z55
X56	<b>y</b> 56	Z57	X57	<b>y</b> 57	Z57	X58	<b>Y</b> 58
Z58	X59	<b>Y</b> 59	Z59	X60	y60	Z60	x <sub>61</sub>
<b>Y</b> 61	Z61	X62	<b>y</b> 62	Z62	X63	<b>Y</b> 63	Z63
x <sub>64</sub>	y <sub>64</sub>	Z64	X65	y65	Z65	X66	y66
Z66	X67	<b>y</b> 67	Z67	X68	<b>Y</b> 68	Z68	X69
y <sub>69</sub>	Z69	X70	<b>y</b> 70	Z70	X71	<b>y</b> <sub>71</sub>	Z71
X72	<b>y</b> <sub>72</sub>	Z <sub>72</sub>	X73	<b>y</b> 73	Z73	X74	<b>y</b> 74
<b>Z</b> 74	X75	<b>Y</b> 75	Z75	X76	<b>Y</b> 76	Z76	X77
<b>y</b> 77	Z77	X78	<b>y</b> <sub>78</sub>	Z78	X79	<b>y</b> 79	Z79
X80	<b>y</b> 80	Z80	X81	<b>y</b> 81	Z81	X82	<b>y</b> 82
Z82	X83	y <sub>83</sub>	Z83	x <sub>84</sub>	y <sub>84</sub>	Z84	X85
<b>y</b> 85	Z85	X86	<b>y</b> 86	Z86	X87	<b>y</b> 87	Z87
X88	y <sub>88</sub>	Z88	X89	y <sub>89</sub>	Z89	X90	<b>y</b> 90
Z90	X91	<b>y</b> 91	Z91	X92	<b>y</b> 92	Z92	X93
Vo3	702	X04	Vo4	704	X <sub>05</sub>	Vo5	705

Figure 4. resulting puncturing pattern

## 5. Conclusion

In this contribution, we propose an alternative puncturing algorithm for uplink using similar idea of [7]. This algorithm can satisfy all the requirements for turbo code puncturing without changing the conventional rate matching appraoch.

### 6. Reference

- [1] 3GPP TSG RAN WG1 Multiplexing and Channel Coding(FDD) TS 25.212 V1.1.0 (1996. 06)
- [2] 3GPP TSG RAN WG1 R1-99203 Optimised Rate Matching After Interleaving, Siemens.
- [3] 3GPP TSG RAN WG1 R1-99703 Text Proposal for Optimised Puncturing, Siemens.
- [4] 3GPP TSG RAN WG1 R1-99338 Puncturing Algorithm for Turbo Code, LGIC.
- [5] 3GPP TSG RAN WG1 R1-99654 Comparison of Downlink Puncturing Algorithms, LGIC.
- [6] 3GPP TSG RAN WG1 R1-99388 Optimised Puncturing Scheme for Turbo Coding, Fujitsu.

[7] 3GPP TSG RAN WG1 R1-99908 Code Symbol Based Uplink Puncturing Algorithm, LGIC