| CHANGE REQUEST | | | | |
|---|---|---|--|--|
| æ | 25.213 CR 071 # rev | v 3 ^{BE} Current version: 6.0.0 ^{BE} | | |
| For <u>HELP</u> on using this form, see bottom of this page or look at the pop-up text over the $\frac{38}{100}$ symbols. | | | | |
| Proposed chang | e affects: UICC apps <mark>₩</mark> ME | X Radio Access Network X Core Network | | |
| Title: | H Introduction of E-DCH | | | |
| Source: | Ж Motorola, QUALCOMM, Ericsson, Noki | a, Samsung | | |
| Work item code | 業 EDCH-Phys | Date: <mark>器 08/12/2004</mark> | | |
| Category: | B Use <u>one</u> of the following categories: F (correction) A (corresponds to a correction in an release) B (addition of feature), C (functional modification of feature) D (editorial modification) Detailed explanations of the above catego be found in 3GPP <u>TR 21.900</u>. | R97 (Release 1997) R98 (Release 1998)) R99 (Release 1999) Rel-4 (Release 4) | | |

| Reason for change: | Introduction of E-DCH in Rel-6. |
|-------------------------------|--|
| Summary of change | : æ |
| Consequences if not approved: | E-DCH will not be completely specified in Rel-6. |
| o | |
| Clauses affected: | <mark>彩</mark> 2, 3, 4, 5 |
| Other specs affected: | Y N X Other core specifications Test specifications X O&M Specifications |
| Other comments: | ¥ |

How to create CRs using this form:

Comprehensive information and tips about how to create CRs can be found at <u>http://www.3gpp.org/specs/CR.htm</u>. Below is a brief summary:

- 1) Fill out the above form. The symbols above marked ℜ contain pop-up help information about the field that they are closest to.
- 2) Obtain the latest version for the release of the specification to which the change is proposed. Use the MS Word "revision marks" feature (also known as "track changes") when making the changes. All 3GPP specifications can be downloaded from the 3GPP server under <u>ftp://ftp.3gpp.org/specs/</u> For the latest version, look for the directory name with the latest date e.g. 2001-03 contains the specifications resulting from the March 2001 TSG meetings.

3) With "track changes" disabled, paste the entire CR form (use CTRL-A to select it) into the specification just in front of the clause containing the first piece of changed text. Delete those parts of the specification which are not relevant to the change request.

2 References

The following documents contain provisions which, through reference in this text, constitute provisions of the present document.

- References are either specific (identified by date of publication, edition number, version number, etc.) or non-specific.
- For a specific reference, subsequent revisions do not apply.
- For a non-specific reference, the latest version applies. In the case of a reference to a 3GPP document (including a GSM document), a non-specific reference implicitly refers to the latest version of that document *in the same Release as the present document*.
- [1] 3GPP TS 25.201: "Physical layer general description".
- [2] 3GPP TS 25.211: "Physical channels and mapping of transport channels onto physical channels (FDD)."
- [3] 3GPP TS 25.101: "UE Radio transmission and Reception (FDD)".
- [4] 3GPP TS 25.104: "UTRA (BS) FDD; Radio transmission and Reception".
- [5] 3GPP TS 25.308: "UTRA High Speed Downlink Packet Access (HSDPA); Overall description".
- [6] 3GPP TS 25.214: "Physical layer procedures (FDD)".

[7] 3GPP TS 25.212: "Multiplexing and channel coding (FDD)".

3 Symbols and abbreviations

3.1 Symbols

For the purposes of the present document, the following symbols apply:

| C _{ch,SF,n} : | n:th channelisation code with spreading factor SF |
|------------------------|---|
| C _{pre,n,s} : | PRACH preamble code for <i>n</i> :th preamble scrambling code and signature <i>s</i> |
| $C_{c-acc,n,s}$: | PCPCH access preamble code for <i>n</i> :th preamble scrambling code and signature <i>s</i> |
| $C_{c-cd,n,s}$: | PCPCH CD preamble code for <i>n</i> :th preamble scrambling code and signature <i>s</i> |
| C _{sig,s} : | PRACH/PCPCH signature code for signature s |
| S _{dpch,n} : | <i>n</i> :th DPCCH/DPDCH uplink scrambling code |
| S _{r-pre,n} : | <i>n</i> :th PRACH preamble scrambling code |
| S _{r-msg,n} : | <i>n</i> :th PRACH message scrambling code |
| S _{c-acc} : | <i>n</i> :th PCPCH access preamble scrambling code |
| S _{c-cd} : | <i>n</i> :th PCPCH CD preamble scrambling code |
| S _{c-msg,n} : | <i>n</i> :th PCPCH message scrambling code |
| S _{dl,n} : | DL scrambling code |
| C _{psc} : | PSC code |
| $C_{ssc,n}$: | n:th SSC code |

3.2 Abbreviations

For the purposes of the present document, the following abbreviations apply:

16QAM 16 Quadrature Amplitude Modulation

| AICH | Acquisition Indicator Channel |
|----------|---|
| AP | Access Preamble |
| BCH | Broadcast Control Channel |
| ССРСН | Common Control Physical Channel |
| CD | Collision Detection |
| СРСН | Common Packet Channel |
| CPICH | Common Pilot Channel |
| DCH | Dedicated Channel |
| DPCH | Dedicated Physical Channel |
| DPCCH | Dedicated Physical Control Channel |
| DPDCH | Dedicated Physical Data Channel |
| E-AGCH | E-DCH Absolute Grant Channel |
| E-DPCCH | E-DCH Dedicated Physical Control Channel |
| E-DPDCH | E-DCH Dedicated Physical Data Channel |
| E-HICH | E-DCH Hybrid ARQ Indicator Channel |
| E-RGCH | E-DCH Relative Grant Channel |
| FDD | Frequency Division Duplex |
| HS-DPCCH | Dedicated Physical Control Channel (uplink) for HS-DSCH |
| HS-DSCH | High Speed Downlink Shared Channel |
| HS-PDSCH | High Speed Physical Downlink Shared Channel |
| HS-SCCH | Shared Control Physical Channel for HS-DSCH |
| Mcps | Mega Chip Per Second |
| OVSF | Orthogonal Variable Spreading Factor (codes) |
| PDSCH | Physical Dedicated Shared Channel |
| PICH | Page Indication Channel |
| PRACH | Physical Random Access Channel |
| PSC | Primary Synchronisation Code |
| RACH | Random Access Channel |
| SCH | Synchronisation Channel |
| 000 | |
| SSC | Secondary Synchronisation Code |
| SSC | Secondary Synchronisation Code Spreading Factor |
| | |

4 Uplink spreading and modulation

4.1 Overview

Spreading is applied to the physical channels. It consists of two operations. The first is the channelisation operation, which transforms every data symbol into a number of chips, thus increasing the bandwidth of the signal. The number of chips per data symbol is called the Spreading Factor (SF). The second operation is the scrambling operation, where a scrambling code is applied to the spread signal.

With the channelisation, data symbols on so-called I- and Q-branches are independently multiplied with an OVSF code. With the scrambling operation, the resultant signals on the I- and Q-branches are further multiplied by complex-valued scrambling code, where I and Q denote real and imaginary parts, respectively.

4.2 Spreading

4.2.1 DPCCH/DPDCH/HS-DPCCHDedicated physical channels

The possible combinations of maximum number of the respective dedicated physical channels which a UE may support simultaneously in addition to the DPCCH are specified in table 0. The actual UE capability may be lower than the values specified in table 0; the actual dedicated physical channel configuration is indicated by higher layer signalling.

| Configuration # | DPDCH | HS-DPCCH | E-DPDCH | E-DPCCH |
|-----------------|----------|----------|----------|----------|
| <u>1</u> | <u>6</u> | <u>1</u> | | - |
| <u>2</u> | <u>1</u> | <u>1</u> | <u>2</u> | <u>1</u> |
| <u>3</u> | <u>_</u> | <u>1</u> | <u>4</u> | <u>1</u> |

Table 0: Maximum number of simultaneous uplink dedicated channels

Figure 1 illustrates the principle of the <u>uplink</u> spreading <u>of uplink dedicated physical channels</u> (<u>of DPCCH</u>, <u>DPDCHs</u>, <u>and-HS-DPCCH</u>, <u>E-DPCCH</u>, <u>E-DPDCHs</u>).

The binary <u>input sequences of all physical channels are converted to real valued sequences</u>. DPCCH, DPDCHs and HS-DPCCH to be spread are represented by real-valued sequences, i.e. the binary value "0" is mapped to the real value +1, the binary value "1" is mapped to the real value -1, and the value "DTX" (HS-DPCCH only) is mapped to the real value_-0.




Figure 1: Spreading for uplink dedicated channels


The spreading operation is specified in subclauses 4.2.1.1 to 4.2.1.3 for each of the dedicated physical channels; it includes a spreading stage, a weighting stage, and an IQ mapping stage. In the process, the streams of real-valued chips on the I and Q branches are summed; this results in a complex-valued stream of chips for each set of channels.

As described in figure 1, the resulting complex-valued streams S_{dpch} , $S_{hs-dpcch}$ and S_{e-dpch} are summed into a single complex-valued stream which is then scrambled by the complex-valued scrambling code $S_{dpch,n}$. The scrambling code shall be applied aligned with the radio frames, i.e. the first scrambling chip corresponds to the beginning of a radio frame.

NOTE: Although subclause 4.2.1 has been reorganized in this release, the spreading operation for the DPCCH, DPDCH remains unchanged as compared to the previous release.

4.2.1.1 DPCCH/DPDCH

Figure 1a illustrates the spreading operation for the uplink DPCCH and DPDCHs.



The DPCCH is spread to the chip rate by the channelisation code c_c . The *n*:th DPDCH called DPDCH_n is spread to the chip rate by the channelisation code $c_{d,n}$.

After channelisation, the real-valued spread signals are weighted by gain factors, β_c for DPCCH, β_d for all DPDCHs.

The β_c and β_d values are signalled by higher layers or calculated as described in [6] 5.1.2.5. At every instant in time, at least one of the values β_c and β_d has the amplitude 1.0. The β_c and β_d values are quantized into 4 bit words. The quantization steps are given in table 1.

| Signalling values for | Quantized amplitude ratios |
|-----------------------------|--|
| β_{c} and β_{d} | <u>β_c and β_d</u> |
| <u>15</u> | <u>1.0</u> |
| <u>14</u> | <u>14/15</u> |
| <u>13</u> | <u>13/15</u> |
| <u>12</u> | <u>12/15</u> |
| <u>11</u> | <u>11/15</u> |
| <u>10</u> | <u>10/15</u> |
| 9 | <u>9/15</u> |
| <u>8</u> | <u>8/15</u> |
| <u>7</u> | <u>7/15</u> |
| <u>6</u> | <u>6/15</u> |
| <u>5</u> | <u>5/15</u> |
| <u>4</u> | <u>4/15</u> |
| <u>3</u> | <u>3/15</u> |
| 2 | <u>2/15</u> |
| <u>1</u> | <u>1/15</u> |
| <u>0</u> | Switch off |

Table 1: The quantization of the gain parameters

4.2.1.2 HS-DPCCH

Figure 1b illustrates the spreading operation for the HS-DPCCH.




Figure 1B: Spreading for uplink HS-DPCCH

The HS-DPCCH is shall be spread to the chip rate by the channelisation code chs.

After channelisation, the real-valued spread signals are weighted by gain factor β_{hs}

The β_{hs} value is derived from the power offset Δ_{ACK} , Δ_{NACK} and Δ_{COI} , which are signalled by higher layers as described in [6] 5.1.2.5A.

<u>The relative power offsets $\Delta_{ACK_*}\Delta_{NACK_*}$ and Δ_{CQI} are quantized into amplitude ratios as shown in Table 1A.</u>

| <u>Signalling values for</u> Δ <u>Αcκ, Δ_{ΝΑCK} and Δ_{CQI}</u> | $\frac{\text{Quantized amplitude ratios for}}{10^{\left(\frac{\Delta_{HS-DPCCH}}{20}\right)}}$ |
|--|--|
| <u>8</u> | <u>30/15</u> |
| <u>7</u> | <u>24/15</u> |
| <u>6</u> | <u>19/15</u> |
| <u>5</u> | <u>15/15</u> |
| <u>4</u> | <u>12/15</u> |
| <u>3</u> | <u>9/15</u> |
| 2 | <u>8/15</u> |
| 1 | <u>6/15</u> |
| <u>0</u> | <u>5/15</u> |

Table 1A: The quantization of the power offset

<u>HS-DPCCH shall be mapped to the I branch in case that the maximum number of DPDCH over all the TFCs in the TFCS (defined as $N_{max-dpdch}$) is 2, 4 or 6, and to the Q branch otherwise ($N_{max-dpdch} = 0, 1, 3 \text{ or } 5$). The I/Q mapping of HS-DPCCH is not changed due to frame-by-frame TFCI change or temporary TFC restrictions.</u>

4.2.1.3 E-DPDCH/E-DPCCH

Figure 1c illustrates the spreading operation for the E-DPDCHs and the E-DPCCH.




Figure 1c: Spreading for E-DPDCH/E-DPCCH

<u>The E-DPCCH shall be spread to the chip rate by the channelisation code c_{ec} . The *k*:th E-DPDCH, denominated <u>E-DPDCH_{ks} shall be spread to the chip rate using channelisation code $c_{ed,k}$.</u></u>

After channelisation, the real-valued spread E-DPCCH and E-DPDCH_k signals shall respectively be weighted by gain factor β_{ec} and $\beta_{ed,k}$.

The value of β_{ec} shall be derived as specified in [6] based on the power offset Δ_{E-TFCI} signalled by higher layers. The relative power offsets Δ_{E-TFCI} are quantized into amplitude ratios as specified in Table 1B.

Table 1B: Quantization for Δ_{E-TFCI}

| Signalling values for | Quantized amplitude ratios for |
|-----------------------|---|
| ∆ <u>e-tfci</u> | $10^{\left(rac{\Delta_{E-DPCCH}}{20} ight)}$ |
| <u>blank</u> | <u>blank</u> |

The value of β_{ed} shall be computed as specified in [6].

<u>The value for $\beta_{ed, k}$ shall be set to $\sqrt{2} \times \beta_{ed}$ if the spreading factor for E-DPDCH_k is 2 and to β_{ed} otherwise.</u>

After weighting, the real-valued spread signals shall be mapped to the I branch or the Q branch according to the iq_{ec} value for the E-DPCCH and to $iq_{ed,k}$ for E-DPDCH_k and summed together.

<u>The E-DPCCH shall always be mapped to the I branch, i.e. $iq_{ec} = 1$.</u>


The IQ branch mapping for the E-DPDCHs depends on $N_{max-dpdch}$ and on whether an HS-DSCH is configured for the UE; the IQ branch mapping shall be as specified in table 1C.

| <u>N</u> max-dpdch | HS-DSCH configured | <u>E-DPDCH_k</u> | <mark>iQ_{ed₁k}</mark> |
|--------------------|-----------------------|----------------------------|--------------------------------|
| <u>0</u> | No/Yes | <u>E-DPDCH₁</u> | <u>1</u> |
| | | E-DPDCH ₂ | İ |
| | | <u>E-DPDCH</u> ₃ | <u>1</u> |
| | | <u>E-DPDCH₄</u> | İ |
| <u>1</u> | No | <u>E-DPDCH₁</u> | i |
| | | <u>E-DPDCH₂</u> | 1 |
| <u>1</u> | <u>Yes</u> | <u>E-DPDCH₁</u> | <u>1</u> |
| | | <u>E-DPDCH₂</u> | i |

Table 1C: IQ branch mapping for E-DPDCH

NOTE: In case the UE transmits more than 2 E-DPDCHs, the UE then always transmits E-DPDCH₃ and E-DPDCH₄ simultaneously

One DPCCH, up to six parallel DPDCHs, and one HS-DPCCH can be transmitted simultaneously, i.e. $1 \le n \le 6$.





After channelisation, the real-valued spread signals are weighted by gain factors, β_e for DPCCH, β_d for all DPDCHsand β_{hs} for HS-DPCCH (if one is active).

The β_e and β_d values are signalled by higher layers or calculated as described in [6] 5.1.2.5. At every instant in time, at least one of the values β_e and β_d has the amplitude 1.0. The β_e and β_d values are quantized into 4 bit words. The quantization steps are given in table 1.

| <mark>Signalling values for</mark> β _c —and β _d | Quantized amplitude ratios β _c —and β _d |
|--|---|
| 15 | 1.0 |
| 14 | 14/15 |
| 13 | 13/15 |
| 12 | 12/15 |
| 11 | 11/15 |
| 10 | 10/15 |
| 9 | 9/15 |
| 8 | 8/15 |
| 7 | 7/15 |
| 6 | 6/15 |
| 5 | 5/15 |
| 4 | 4/15 |
| 3 | 3/15 |
| 2 | 2/15 |
| 4 | 1/15 |
| θ | Switch off |

Table 1: The quantization of the gain parameters

The β_{hs} value is derived from the power offset Δ_{ACK} , Δ_{NACK} and Δ_{CQI} , which are signalled by higher layers as described in [6] 5.1.2.5A.

The relative power offsets Δ_{ACK} , Δ_{NACK} and Δ_{COI} are quantized into amplitude ratios as shown in Table 1A.

Table 1A: The quantization of the power offset

| $\frac{\text{Signalling values for}}{\Delta_{ACK7} \Delta_{NACK} \text{ and } \Delta_{CQI}}$ | Quantized amplitude ratios for $\frac{\left(\Delta_{HS-DPCCH} \right)}{10^{(20)}}$ |
|--|---|
| 8 | 30/15 - |
| 7 | 24/15_ |
| 6 | 19/15_ |
| 5 | 15/15_ |
| 4 | 12/15 |
| 3 | 9/15_ |
| 2 | 8/15 |
| 4 | 6/15 |
| θ | 5/15 - |

After the weighting, the stream of real-valued chips on the I- and Q branches are then summed and treated as a complex-valued stream of chips. This complex-valued signal is then scrambled by the complex-valued scrambling code. $S_{dpeh,n}$. The scrambling code is applied aligned with the radio frames, i.e. the first scrambling chip corresponds to the beginning of a radio frame. HS DPCCH is mapped to the I branch in case that the maximum number of DPDCH overall the TFCs in the TFCS (defined as $N_{max-dpdeh}$) is even, and mapped to the Q branch otherwise. The I/Q mapping of HS-DPCCH is not changed due to frame-by-frame TFCI change or temporary TFC restrictions.

4.2.2 PRACH

4.2.2.1 PRACH preamble part

The PRACH preamble part consists of a complex-valued code, described in sectionsubclause 4.3.3.

4.2.2.2 PRACH message part

Figure 2 illustrates the principle of the spreading and scrambling of the PRACH message part, consisting of data and control parts. The binary control and data parts to be spread are represented by real-valued sequences, i.e. the binary value "0" is mapped to the real value +1, while the binary value "1" is mapped to the real value -1. The control part is spread to the chip rate by the channelisation code c_c , while the data part is spread to the chip rate by the channelisation code c_d .




Figure 2: Spreading of PRACH message part

After channelisation, the real-valued spread signals are weighted by gain factors, β_c for the control part and β_d for the data part. At every instant in time, at least one of the values β_c and β_d has the amplitude 1.0. The β -values are quantized into 4 bit words. The quantization steps are given in sectionsubclause 4.2.1.

After the weighting, the stream of real-valued chips on the I- and Q-branches are treated as a complex-valued stream of chips. This complex-valued signal is then scrambled by the complex-valued scrambling code $S_{r-msg,n}$. The 10 ms scrambling code is applied aligned with the 10 ms message part radio frames, i.e. the first scrambling chip corresponds to the beginning of a message part radio frame.


4.2.3 PCPCH

4.2.3.1 PCPCH preamble part

The PCPCH preamble part consists of a complex-valued code, described in sectionsubclause 4.3.4.

4.2.3.2 PCPCH message part

Figure 3 illustrates the principle of the spreading of the PCPCH message part, consisting of data and control parts. The binary control and data parts to be spread are represented by real-valued sequences, i.e. the binary value "0" is mapped to the real value +1, while the binary value "1" is mapped to the real value -1. The control part is spread to the chip rate by the channelisation code c_c , while the data part is spread to the chip rate by the channelisation code c_d .





After channelisation, the real-valued spread signals are weighted by gain factors, β_c for the control part and β_d for the data part. At every instant in time, at least one of the values β_c and β_d has the amplitude 1.0. The β -values are quantized into 4 bit words. The quantization steps are given in sectionsubclause 4.2.1.

After the weighting, the stream of real-valued chips on the I- and Q-branches are treated as a complex-valued stream of chips. This complex-valued signal is then scrambled by the complex-valued scrambling code $S_{c-msg,n}$. The 10 ms scrambling code is applied aligned with the 10 ms message part radio frames, i.e. the first scrambling chip corresponds to the beginning of a message part radio frame.

4.3 Code generation and allocation

4.3.1 Channelisation codes

4.3.1.1 Code definition

The channelisation codes of figure 1 are Orthogonal Variable Spreading Factor (OVSF) codes that preserve the orthogonality between a user's different physical channels. The OVSF codes can be defined using the code tree of figure 4.




Figure 4: Code-tree for generation of Orthogonal Variable Spreading Factor (OVSF) codes

In figure 4, the channelisation codes are uniquely described as $C_{ch,SF,k}$, where SF is the spreading factor of the code and *k* is the code number, $0 \le k \le SF-1$.

Each level in the code tree defines channelisation codes of length SF, corresponding to a spreading factor of SF in figure 4.

The generation method for the channelisation code is defined as:

$$C_{ch,1,0} = 1,$$

$$\begin{bmatrix} C_{ch,2,0} \\ C_{ch,2,1} \end{bmatrix} = \begin{bmatrix} C_{ch,1,0} & C_{ch,1,0} \\ C_{ch,2,1} \end{bmatrix} = \begin{bmatrix} 1 & 1 \\ 1 & -1 \end{bmatrix}$$

$$\begin{bmatrix} C_{ch,2(n+1),0} \\ C_{ch,2(n+1),1} \\ C_{ch,2(n+1),2} \\ C_{ch,2(n+1),3} \\ \vdots \\ C_{ch,2(n+1),2(n+1)-2} \\ C_{ch,2(n+1),2(n+1)-1} \end{bmatrix} = \begin{bmatrix} C_{ch,2^{n},0} & C_{ch,2^{n},0} \\ C_{ch,2^{n},0} & -C_{ch,2^{n},0} \\ C_{ch,2^{n},1} & C_{ch,2^{n},1} \\ \vdots \\ C_{ch,2^{n},1} & -C_{ch,2^{n},1} \\ \vdots \\ C_{ch,2^{n},2^{n}-1} & C_{ch,2^{n},2^{n}-1} \\ C_{ch,2^{n},2^{n}-1} & -C_{ch,2^{n},2^{n}-1} \end{bmatrix}$$

The leftmost value in each channelisation code word corresponds to the chip transmitted first in time.

4.3.1.2 <u>Code allocation for dedicated physical channels</u>

NOTE: Although subclause 4.3.1.2 has been reorganized in this release, the spreading operation for DPCCH and DPDCH remains unchanged as compared to the previous release.

4.3.1.2.1 Code allocation for DPCCH/DPDCH/HS-DPCCH

For the DPCCH - and DPDCHs and HS DPCCH the following applies:

- The DPCCH is shall always be spread by code $c_c = C_{ch,256,0.}$

_____The HS-DPCCH is spread by code C_{eh} written in table 1A.

Table 1A: channelization code of HS-DPCCH

| Nmax-dpdch (as defined in subclause 4.2.1) | Channelization code_C _{ch} |
|---|-------------------------------------|
| 4 | C_{ch,256,64} |
| 2,4,6 | C_{ch,256,1} |
| 3,5 | C_{ch,256,32-} |

- When only one DPDCH is to be transmitted, DPDCH₁ is shall be spread by code $c_{d,1} = C_{ch,SF,k}$ where SF is the spreading factor of DPDCH₁ and k= SF / 4.
- When more than one DPDCH is to be transmitted, all DPDCHs have spreading factors equal to 4. DPDCH_n is shall be spread by the the code $c_{d,n} = C_{ch,4,k}$, where k = 1 if $n \in \{1, 2\}$, k = 3 if $n \in \{3, 4\}$, and k = 2 if $n \in \{5, 6\}$.

If a power control preamble is used to initialise a DCH, the channelisation code for the DPCCH during the power control preamble shall be the same as that to be used afterwards.

4.3.1.2.2 Code allocation for HS-DPCCH

The HS-DPCCH shall be spread with code chs as specified in table 1D.

Table 1D: channelization code of HS-DPCCH

| <u>N_{max-dpdch} (as defined in subclause 4.2.1)</u> | Channelization code Chs |
|--|-------------------------|
| <u>0</u> | <u>C</u> ch,256,33 |
| <u>1</u> | <u>C</u> ch,256,64 |
| <u>2,4,6</u> | <u>C</u> ch,256,1 |
| <u>3,5</u> | <u>C</u> ch,256,32_ |

4.3.1.2.3 Code allocation for E-DPCCH/E-DPDCH

The E-DPCCH shall be spread with channelization code $c_{ec} = C_{ch,256,1.}$

<u>E-DPDCH_k shall be spread with channelization code $c_{ed,k}$. The sequence $c_{ed,k}$ depends on $N_{max-dpdch}$ and the spreading factor selected for the corresponding frame or sub-frame as specified in [7]; it shall be selected according to table 1E.</u>

| <u>Nmax-dpdch</u> | E-DPDCH _k | <u>Channelization code</u> <u>C_{ed,k}</u> |
|-------------------|--|---|
| <u>0</u> | <u>E-DPDCH₁</u> | $\frac{C_{ch,SF,SF/4} \text{ if } SF \ge 4}{C_{ch,2,1} \text{ if } SF = 2}$ |
| | <u>E-DPDCH₂</u> | $\frac{C_{ch,4,1}}{C_{ch,2,1}}$ if SF = 4 |
| | E-DPDCH ₃ E-DPDCH ₄ | <u>C_{ch,4,1}</u> |
| <u>1</u> | E-DPDCH ₁ | <u>C_{ch,SF,SF/2}</u> |
| | <u>E-DPDCH₂</u> | $\frac{C_{ch,4,2} \text{ if } SF = 4}{C_{ch,2,1} \text{ if } SF = 2}$ |

Table 1E: Channelization code for E-DPDCH

$\frac{\text{NOTE:}}{\text{and E-DPDCH}_2 \text{ are always the same.}}$

4.3.1.3 Code allocation for PRACH message part

The preamble signature *s*, $0 \le s \le 15$, points to one of the 16 nodes in the code-tree that corresponds to channelisation codes of length 16. The sub-tree below the specified node is used for spreading of the message part. The control part is spread with the channelisation code c_c (as shown in sectionsubclause 4.2.2.2) of spreading factor 256 in the lowest branch of the sub-tree, i.e. $c_c = C_{ch,256,m}$ where $m = 16 \times s + 15$. The data part uses any of the channelisation codes from spreading factor 32 to 256 in the upper-most branch of the sub-tree. To be exact, the data part is spread by channelisation code $c_d = C_{ch,SF,m}$ and SF is the spreading factor used for the data part and $m = SF \times s/16$.

4.3.1.4 Code allocation for PCPCH message part

For the control part and data part the following applies:

- The control part is always spread by code c_c=C_{ch,256,0}.
- The data part is spread by code $c_d = C_{ch,SF,k}$ where SF is the spreading factor of the data part and k=SF/4.

The data part may use the code from spreading factor 4 to 256. A UE is allowed to increase SF during the message transmission on a frame by frame basis.

4.3.1.5 Channelisation code for PCPCH power control preamble

The channelisation code for the PCPCH power control preamble is the same as that used for the control part of the message part, as described in <u>sectionsubclause</u> 4.3.1.4 above.

4.3.2 Scrambling codes

4.3.2.1 General

All uplink physical channels are shall be scrambled subjected to scrambling with a complex-valued scrambling code. The <u>dedicated physical channels DPCCH/DPDCH/HS DPCCH</u> may be scrambled by either <u>a</u> long or <u>a</u> short scrambling codes, defined in <u>sectionsubclause</u> 4.3.2.4. The PRACH message part is shall be scrambled with a long scrambling code, defined in <u>sectionsubclause</u> 4.3.2.5. Also t The PCPCH message part is shall be scrambled with a long scrambling code, defined in <u>sectionsubclause</u> 4.3.2.6.

There are 2²⁴ long and 2²⁴ short uplink scrambling codes. Uplink scrambling codes are assigned by higher layers.

The long scrambling code is built from constituent long sequences defined in <u>sectionsubclause</u> 4.3.2.2, while the constituent short sequences used to build the short scrambling code are defined in <u>sectionsubclause</u> 4.3.2.3.

4.3.2.2 Long scrambling sequence

The long scrambling sequences $c_{long,1,n}$ and $c_{long,2,n}$ are constructed from position wise modulo 2 sum of 38400 chip segments of two binary *m*-sequences generated by means of two generator polynomials of degree 25. Let *x*, and *y* be the two *m*-sequences respectively. The *x* sequence is constructed using the primitive (over GF(2)) polynomial $X^{25}+X^3+I$. The *y* sequence is constructed using the polynomial $X^{25}+X^3+X^2+X+I$. The resulting sequences thus constitute segments of a set of Gold sequences.

The sequence $c_{long,2,n}$ is a 16777232 chip shifted version of the sequence $c_{long,1,n}$.

Let $n_{23} \dots n_0$ be the 24 bit binary representation of the scrambling sequence number *n* with n_0 being the least significant bit. The *x* sequence depends on the chosen scrambling sequence number *n* and is denoted x_n , in the sequel. Furthermore, let $x_n(i)$ and y(i) denote the *i*:th symbol of the sequence x_n and *y*, respectively.

The *m*-sequences x_n and y are constructed as:

Initial conditions:

- $x_n(0)=n_0$, $x_n(1)=n_1$, ... = $x_n(22)=n_{22}$, $x_n(23)=n_{23}$, $x_n(24)=1$.
- y(0)=y(1)=...=y(23)=y(24)=1.

Recursive definition of subsequent symbols:

- $x_n(i+25) = x_n(i+3) + x_n(i) \mod 2, i=0,..., 2^{25}-27.$
- y(i+25) = y(i+3)+y(i+2) + y(i+1) + y(i) modulo 2, $i=0,..., 2^{25}-27$.

Define the binary Gold sequence z_n by:

- $z_n(i) = x_n(i) + y(i) \mod 2$, $i = 0, 1, 2, ..., 2^{25}-2$.

The real valued Gold sequence Z_n is defined by:

$$Z_n(i) = \begin{cases} +1 & \text{if } z_n(i) = 0\\ -1 & \text{if } z_n(i) = 1 \end{cases} \quad \text{for } i = 0, 1, \dots, 2^{25} - 2.$$

Now, the real-valued long scrambling sequences $c_{long,1,n}$ and $c_{long,2,n}$ are defined as follows:

$$c_{long,1,n}(i) = Z_n(i), \quad i = 0, 1, 2, ..., 2^{25} - 2$$
 and

 $c_{long,2,n}(i) = Z_n((i + 16777232) \text{ modulo } (2^{25} - 1)), \quad i = 0, 1, 2, ..., 2^{25} - 2.$

Finally, the complex-valued long scrambling sequence C_{long, n}, is defined as:

$$C_{long,n}(i) = c_{long,1,n}(i) \left(1 + j(-1)^{i} c_{long,2,n}(2\lfloor i/2 \rfloor) \right)$$

where $i = 0, 1, ..., 2^{25} - 2$ and $\lfloor \rfloor$ denotes rounding to nearest lower integer.




Figure 5: Configuration of uplink scrambling sequence generator

4.3.2.3 Short scrambling sequence

The short scrambling sequences $c_{\text{short},1,n}(i)$ and $c_{\text{short},2,n}(i)$ are defined from a sequence from the family of periodically extended S(2) codes.

Let $n_{23}n_{22}...n_0$ be the 24 bit binary representation of the code number *n*.

The *n*:th quaternary S(2) sequence $z_n(i)$, $0 \le n \le 16777215$, is obtained by modulo 4 addition of three sequences, a quaternary sequence a(i) and two binary sequences b(i) and d(i), where the initial loading of the three sequences is determined from the code number *n*. The sequence $z_n(i)$ of length 255 is generated according to the following relation:

-
$$z_n(i) = a(i) + 2b(i) + 2d(i) \mod 4, i = 0, 1, \dots, 254;$$

where the quaternary sequence a(i) is generated recursively by the polynomial $g_0(x) = x^8 + x^5 + 3x^3 + x^2 + 2x + 1$ as:

- $a(0) = 2n_0 + 1 \mod 4;$
- $a(i) = 2n_i \mod 4, i = 1, 2, ..., 7;$
- $a(i) = 3a(i-3) + a(i-5) + 3a(i-6) + 2a(i-7) + 3a(i-8) \mod 4, i = 8, 9, \dots, 254;$

and the binary sequence b(i) is generated recursively by the polynomial $g_1(x) = x^8 + x^7 + x^5 + x + 1$ as

- $b(i) = n_{8+i} \text{ modulo } 2, i = 0, 1, ..., 7,$
- $b(i) = b(i-1) + b(i-3) + b(i-7) + b(i-8) \mod 2, i = 8, 9, \dots, 254,$

and the binary sequence d(i) is generated recursively by the polynomial $g_2(x) = x^8 + x^7 + x^5 + x^4 + I$ as:

- $d(i) = n_{16+i} \text{ modulo } 2, i = 0, 1, ..., 7;$
- $d(i) = d(i-1) + d(i-3) + d(i-4) + d(i-8) \mod 2, i = 8, 9, \dots, 254.$

The sequence $z_n(i)$ is extended to length 256 chips by setting $z_n(255) = z_n(0)$.

The mapping from $z_n(i)$ to the real-valued binary sequences $c_{\text{short},1,n}(i)$ and $c_{\text{short},2,n}(i)$, i = 0, 1, ..., 255 is defined in Table 2.

Table 2: Mapping from $z_n(i)$ to $c_{short,1,n}(i)$ and $c_{short,2,n}(i)$, i = 0, 1, ..., 255

| $Z_n(i)$ | C _{short,1,n} (i) | $c_{short,2,n}(i)$ |
|----------|----------------------------|--------------------|
| 0 | +1 | +1 |
| 1 | -1 | +1 |
| 2 | -1 | -1 |
| 3 | +1 | -1 |

Finally, the complex-valued short scrambling sequence C_{short, n}, is defined as:

Error! No text of specified style in document.

18

$$C_{short,n}(i) = c_{short,1,n}(i \mod 256) \left(1 + j(-1)^i c_{short,2,n}(2\lfloor (i \mod 256)/2 \rfloor)\right)$$

where i = 0, 1, 2, ... and $\lfloor \rfloor$ denotes rounding to nearest lower integer.

An implementation of the short scrambling sequence generator for the 255 chip sequence to be extended by one chip is shown in Figure 6.




Figure 6: Uplink short scrambling sequence generator for 255 chip sequence

4.3.2.4 Dedicated physical channels DPCCH/DPDCH/HS-DPCCH scrambling code

The code used for scrambling of the uplink <u>DPCCH/DPDCH/HS-DPCCH</u><u>dedicated physical channels</u> may be of either long or short type. When the scrambling code is formed, different consituent codes are used for the long and short type as defined below.

The n:th uplink scrambling code for DPCCH/DPDCH/HS DPCCH, denoted Sdpch, n, is defined as:

$$S_{dpch,n}(i) = C_{long,n}(i), i = 0, 1, ..., 38399$$
, when using long scrambling codes;

where the lowest index corresponds to the chip transmitted first in time and Clong,n is defined in sectionsubclause 4.3.2.2.

The *n*:th uplink scrambling code for DPCCH/DPDCH/HS DPCCH, denoted S_{dpch, n}, is defined as:

 $S_{dpch,n}(i) = C_{short,n}(i), i = 0, 1, ..., 38399$, when using short scrambling codes;

where the lowest index corresponds to the chip transmitted first in time and $C_{\text{short,n}}$ is defined in <u>section_subclause</u> 4.3.2.3.

4.3.2.5 PRACH message part scrambling code

The scrambling code used for the PRACH message part is 10 ms long, and there are 8192 different PRACH scrambling codes defined.

The *n*:th PRACH message part scrambling code, denoted $S_{r-msg,n}$, where n = 0, 1, ..., 8191, is based on the long scrambling sequence and is defined as:

$$S_{r-msg,n}(i) = C_{long,n}(i + 4096), \quad i = 0, 1, ..., 38399$$

where the lowest index corresponds to the chip transmitted first in time and Clong,n is defined in sectionsubclause 4.3.2.2.

The message part scrambling code has a one-to-one correspondence to the scrambling code used for the preamble part. For one PRACH, the same code number is used for both scrambling codes, i.e. if the PRACH preamble scrambling code used is $S_{r-pre,m}$ then the PRACH message part scrambling code is $S_{r-msg,m}$, where the number *m* is the same for both codes.

4.3.2.6 PCPCH message part scrambling code

The set of scrambling codes used for the PCPCH message part are 10 ms long, cell-specific, and each scrambling code has a one-to-one correspondence to the signature sequence and the access sub-channel used by the access preamble part. Both long or short scrambling codes can be used to scramble the CPCH message part. There are 64 uplink scrambling codes defined per cell and 32768 different PCPCH scrambling codes defined in the system.

The *n*:th PCPCH message part scrambling code, denoted $S_{c-msg,n}$, where n = 8192, 8193, ..., 40959 is based on the scrambling sequence and is defined as:

In the case when the long scrambling codes are used:

$$S_{c-msg,n}(i) = C_{long,n}(i), \quad i = 0, 1, ..., 38399$$

where the lowest index corresponds to the chip transmitted first in time and Clong,n is defined in sectionsubclause 4.3.2.2.

In the case the short scrambling codes are used:

$$S_{c-msg,n}(i) = C_{short,n}(i), \quad i = 0, 1, ..., 38399$$

The 32768 PCPCH scrambling codes are divided into 512 groups with 64 codes in each group. There is a one-to-one correspondence between the group of PCPCH preamble scrambling codes in a cell and the primary scrambling code used in the downlink of the cell. The *k*:th PCPCH scrambling code within the cell with downlink primary scrambling code m, k = 16, 17, ..., 79 and m = 0, 1, 2, ..., 511, is S_{c-msg, n} as defined above with $n = 64 \times m + k + 8176$.

4.3.2.7 PCPCH power control preamble scrambling code

The scrambling code for the PCPCH power control preamble is the same as for the PCPCH message part, as described in <u>sectionsubclause</u> 4.3.2.6 above. The phase of the scrambling code shall be such that the end of the code is aligned with the frame boundary at the end of the power control preamble.

4.3.3 PRACH preamble codes

4.3.3.1 Preamble code construction

The random access preamble code $C_{pre,n}$ is a complex valued sequence. It is built from a preamble scrambling code $S_{r-pre,n}$ and a preamble signature $C_{sig,s}$ as follows:

-
$$C_{\text{pre,n,s}}(k) = S_{\text{r-pre,n}}(k) \times C_{\text{sig,s}}(k) \times e^{j(\frac{\pi}{4} + \frac{\pi}{2}k)}, k = 0, 1, 2, 3, ..., 4095;$$

where k=0 corresponds to the chip transmitted first in time and $S_{r-pre,n}$ and $C_{sig,s}$ are defined in 4.3.3.2 and 4.3.3.3 below respectively.

4.3.3.2 Preamble scrambling code

The scrambling code for the PRACH preamble part is constructed from the long scrambling sequences. There are 8192 PRACH preamble scrambling codes in total.

The *n*:th preamble scrambling code, n = 0, 1, ..., 8191, is defined as:

 $S_{r-pre,n}(i) = c_{long,1,n}(i), i = 0, 1, ..., 4095;$

where the sequence $c_{long,1,n}$ is defined in <u>sectionsubclause</u> 4.3.2.2.

The 8192 PRACH preamble scrambling codes are divided into 512 groups with 16 codes in each group. There is a one-to-one correspondence between the group of PRACH preamble scrambling codes in a cell and the primary scrambling code used in the downlink of the cell. The *k*:th PRACH preamble scrambling code within the cell with downlink primary scrambling code *m*, k = 0, 1, 2, ..., 15 and m = 0, 1, 2, ..., 511, is S_{r-pre,n}(*i*) as defined above with $n = 16 \times m + k$.

4.3.3.3 Preamble signature

The preamble signature corresponding to a signature s consists of 256 repetitions of a length 16 signature $P_s(n)$, n=0...15. This is defined as follows:

- $C_{sig,s}(i) = P_s(i \text{ modulo } 16), i = 0, 1, ..., 4095.$

The signature $P_s(n)$ is from the set of 16 Hadamard codes of length 16. These are listed in table 3.

| Preamble | | Value of <i>n</i> | | | | | | | | | | | | | | |
|---------------------|---|-------------------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| signature | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| P ₀ (n) | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| P ₁ (n) | 1 | -1 | 1 | -1 | 1 | -1 | 1 | -1 | 1 | -1 | 1 | -1 | 1 | -1 | 1 | -1 |
| P ₂ (n) | 1 | 1 | -1 | -1 | 1 | 1 | -1 | -1 | 1 | 1 | -1 | -1 | 1 | 1 | -1 | -1 |
| P ₃ (n) | 1 | -1 | -1 | 1 | 1 | -1 | -1 | 1 | 1 | -1 | -1 | 1 | 1 | -1 | -1 | 1 |
| P4(n) | 1 | 1 | 1 | 1 | -1 | -1 | -1 | -1 | 1 | 1 | 1 | 1 | -1 | -1 | -1 | -1 |
| P₅(n) | 1 | -1 | 1 | -1 | -1 | 1 | -1 | 1 | 1 | -1 | 1 | -1 | -1 | 1 | -1 | 1 |
| P ₆ (n) | 1 | 1 | -1 | -1 | -1 | -1 | 1 | 1 | 1 | 1 | -1 | -1 | -1 | -1 | 1 | 1 |
| P ₇ (n) | 1 | -1 | -1 | 1 | -1 | 1 | 1 | -1 | 1 | -1 | -1 | 1 | -1 | 1 | 1 | -1 |
| P ₈ (n) | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 |
| P ₉ (n) | 1 | -1 | 1 | -1 | 1 | -1 | 1 | -1 | -1 | 1 | -1 | 1 | -1 | 1 | -1 | 1 |
| P ₁₀ (n) | 1 | 1 | -1 | -1 | 1 | 1 | -1 | -1 | -1 | -1 | 1 | 1 | -1 | -1 | 1 | 1 |
| P ₁₁ (n) | 1 | -1 | -1 | 1 | 1 | -1 | -1 | 1 | -1 | 1 | 1 | -1 | -1 | 1 | 1 | -1 |
| P ₁₂ (n) | 1 | 1 | 1 | 1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | -1 | 1 | 1 | 1 | 1 |
| P ₁₃ (n) | 1 | -1 | 1 | -1 | -1 | 1 | -1 | 1 | -1 | 1 | -1 | 1 | 1 | -1 | 1 | -1 |
| P ₁₄ (n) | 1 | 1 | -1 | -1 | -1 | -1 | 1 | 1 | -1 | -1 | 1 | 1 | 1 | 1 | -1 | -1 |
| P ₁₅ (n) | 1 | -1 | -1 | 1 | -1 | 1 | 1 | -1 | -1 | 1 | 1 | -1 | 1 | -1 | -1 | 1 |

Table 3: Preamble signatures

4.3.4 PCPCH preamble codes

4.3.4.1 Access preamble

4.3.4.1.1 Access preamble code construction

Similar to PRACH access preamble codes, the PCPCH access preamble codes $C_{c-acc,n,s}$, are complex valued sequences. The PCPCH access preamble codes are built from the preamble scrambling codes $S_{c-acc,n}$ and a preamble signature $C_{sig,s}$ as follows:

-
$$C_{c-acc,n,s}(k) = S_{c-acc,n}(k) \times C_{sig,s}(k) \times e^{j(\frac{\pi}{4} + \frac{\pi}{2}k)}, k = 0, 1, 2, 3, ..., 4095;$$

- where S_{c-acc,n} and C_{sig,s} are defined in sectionsubclause</sub> 4.3.4.1.2 and 4.3.4.1.3 below respectively.

4.3.4.1.2 Access preamble scrambling code

The scrambling code for the PCPCH preamble part is constructed from the long scrambling sequences. There are 40960 PCPCH access preamble scrambling codes in total.

The *n*:th PCPCH access preamble scrambling code, where n = 0, ..., 40959 is defined as:

- $S_{c-acc,n}(i) = c_{\log,1,n}(i), i = 0, 1, ..., 4095;$

where the sequence $c_{long,1,n}$ is defined in <u>section</u>subclause 4.3.2.2.

The 40960 PCPCH access preamble scrambling codes are divided into 512 groups with 80 codes in each group. There is a one-to-one correspondence between the group of PCPCH access preamble scrambling codes in a cell and the primary scrambling code used in the downlink of the cell. The *k*:th PCPCH scrambling code within the cell with downlink primary scrambling code *m*, for k = 0,..., 79 and m = 0, 1, 2, ..., 511, is S_{c-acc, n} as defined above with n=16 ×m+k for k=0,...,15 and $n = 64 \times m + (k-16)+8192$ for k=16,..., 79.

The index k = 0,...,15 may only be used as a PCPCH access preamble part scrambling code if the same code is also used for a PRACH.

The index k=16,..., 79 correspond to PCPCH access preamble scrambling codes which are not shared together with a PRACH. This leads to 32768 PCPCH specific preamble scrambling codes divided into 512 groups with 64 elements.

4.3.4.1.3 Access preamble signature

The access preamble part of the CPCH-access burst carries one of the sixteen different orthogonal complex signatures identical to the ones used by the preamble part of the random-access burst.

4.3.4.2 CD preamble

4.3.4.2.1 CD preamble code construction

Similar to PRACH access preamble codes, the PCPCH CD preamble codes $C_{c-cd,n,s}$ are complex valued sequences. The PCPCH CD preamble codes are built from the preamble scrambling codes Sc-cd,n and a preamble signature $C_{sig,s}$ as follows:

-
$$C_{c-cd,n,s}(k) = S_{c-cd,n}(k) \times C_{sig,s}(k) \times e^{j(\frac{\pi}{4} + \frac{\pi}{2}k)}, k = 0, 1, 2, 3, ..., 4095;$$

where S_{c-cd,n} and C_{sig,s} are defined in sectionsubclauses 4.3.4.2.2 and 4.3.4.2.3 below respectively.

4.3.4.2.2 CD preamble scrambling code

There are 40960 PCPCH-CD preamble scrambling codes in total.

The *n*:th PCPCH CD access preamble scrambling code, where n = 0, ..., 40959, is defined as:

- $S_{c-cd,n}(i) = c_{long,1,n}(i), i = 0, 1, ..., 4095;$

where the sequence $c_{long,1,n}$ is defined in <u>section</u>subclause 4.3.2.2.

The 40960 PCPCH scrambling codes are divided into 512 groups with 80 codes in each group. There is a one-to-one correspondence between the group of PCPCH CD preamble scrambling codes in a cell and the primary scrambling code used in the downlink of the cell. The *k*:th PCPCH scrambling code within the cell with downlink primary scrambling code m, k = 0, 1, ..., 79 and m = 0, 1, 2, ..., 511, is S_{c-cd, n} as defined above with n=16×m+k for k = 0,...,15 and $n = 64 \times m + (k-16)+8192$ for k=16,...,79.

The index k=0,...,15 may only be used as a PCPCH CD preamble part scrambling code if the same code is also used for a PRACH.

The index k=16,..., 79 correspond to PCPCH CD preamble scrambling codes which are not shared together with a PRACH. This leads to 32768 PCPCH specific preamble scrambling codes divided into 512 groups with 64 elements.

4.3.4.2.3 CD preamble signature

The CD-preamble part of the CPCH-access burst carries one of sixteen different orthogonal complex signatures identical to the ones used by the preamble part of the random-access burst.

Error! No text of specified style in document.


4.4 Modulation

4.4.1 Modulating chip rate

The modulating chip rate is 3.84 Mcps.

4.4.2 Modulation

Modulation of the complex-valued chip sequence generated by the spreading process is shown in Figure 7 below:





The pulse-shaping characteristics are described in [3].

5 Downlink spreading and modulation

5.1 Spreading

Figure 8 illustrates the spreading operation for the <u>all</u> physical channel except SCH. <u>The spreading operation includes a</u> modulation mapper stage successively followed by a channelization stage, an IQ combining stage and a scrambling stage. All the downlink physical channels are then combined as specified in sub subclause 5.1.5.

The behaviour of the modulation mapper is different between QPSK and 16QAM. The downlink physical channelsusing QPSK are P CCPCH, S CCPCH, CPICH, AICH, AP AICH, CSICH, CD/CA ICH, PICH, PDSCH, HS SCCHand downlink DPCH. The downlink physical channel using either QPSK or 16 QAM is HS PDSCH. The non-spread downlink physical channels, except SCH, AICH, AP-ICH, and CD/CA-ICH, E-HICH and E-RGCH, consist of a sequence of 3-valued digits taking the values 0, 1 and "DTX". Note that "DTX" is only applicable to those downlink physical channels that support DTX transmission. In case of QPSK, these digits are mapped to real valued symbols asfollows: the binary value "0" is mapped to the real value +1, the binary value "1" is mapped to the real value -1 and "DTX" is mapped to the real value 0. For the indicator channels using signatures (AICH, AP AICH and CD/CA ICH), the real-valued symbols depend on the exact combination of the indicators to be transmitted, compare [2] sections 5.3.3.7, 5.3.3.8 and 5.3.3.9.

In case of QPSK, each pair of two consecutive real-valued symbols is first serial to parallel converted and mapped to an I and Q branch. The definition of the modulation mapper is such that even and odd numbered symbols are mapped to the I and Q branch respectively. In case of QPSK, for all channels except the indicator channels using signatures, symbol number zero is defined as the first symbol in each frame. For the indicator channels using signatures, symbol number zero is defined as the first symbol in each access slot. The I and Q branches are then both spread to the chip rate by the same real-valued channelisation code $C_{eh,SF,m}$. The channelisation code sequence shall be aligned in time with the symbol boundary. The sequences of real-valued chips on the I and Q branch are then treated as a single complex-valued sequence of chips. This sequence of chips is scrambled (complex chip-wise multiplication) by a complex-valued scrambling code $S_{dl,n}$. In case of P CCPCH, the scrambling code is applied aligned with the p-CCPCH frame boundary, i.e. the first complex chip of the spread P CCPCH frame is multiplied with chip number zero of the scrambling code. In case of other downlink channels, the scrambling code is applied aligned with the scrambling code applied to the P-

3GPP

CCPCH. In this case, the scrambling code is thus not necessarily applied aligned with the frame boundary of the physical channel to be scrambled.




Figure 8: Spreading for all downlink physical channels except SCH

NOTE: Although subclause 5.1 has been reorganized in this release, the spreading operation as specified for the DL channels in the previous release remains unchanged.

5.1.1 Modulation mapper

Table 3B defines which of the IQ mapping specified in subclauses 5.1.1.1 and 5.1.1.2 may be used for the physical channel being processed.

Table 3B: IQ mapping

| Physical channel | IQ mapping |
|--|---------------|
| HS-PDSCH | QPSK or 16QAM |
| All other channels (except the SCH) | <u>QPSK</u> |

5.1.1.1 QPSK

For all channels, except AICH, AP-AICH, CD/CA-ICH, E-HICH and E-RGCH, the input digits shall be mapped to real-valued symbols as follows: the binary value "0" is mapped to the real value +1, the binary value "1" is mapped to the real value -1 and "DTX" is mapped to the real value 0.

For the indicator channels using signatures (AICH, AP-AICH, CD/CA-ICH), the real-valued input symbols depend on the exact combination of the indicators to be transmitted as specified in [2] subclauses 5.3.3.7, 5.3.3.8 and 5.3.3.9.For the E-HICH and the E-RGCH the input is a real valued symbol sequence as specified in [2]

Each pair of two consecutive real-valued symbols is first converted from serial to parallel and mapped to an I and Q branch. The definition of the modulation mapper is such that even and odd numbered symbols are mapped to the I and Q branch respectively. For all QPSK channels except the indicator channels using signatures, symbol number zero is defined as the first symbol in each frame or sub-frame. For the indicator channels using signatures, symbol number zero is defined as the first symbol in each access slot.

5.1.1.2 16QAM

In case of 16QAM, a set of four consecutive binary symbols n_k , n_{k+1} , n_{k+2} , n_{k+3} (with $k \mod 4 = 0$) is serial-to-parallel converted to two consecutive binary symbols ($i_1 = n_k$, $i_2 = n_{k+2}$) on the I branch and two consecutive binary symbols ($q_1 = n_{k+1}$, $q_2 = n_{k+3}$) on the Q branch and then mapped to 16QAM by the modulation mapper as defined in table 3A.

The I and Q branches are then both spread to the chip rate by the same real-valued channelisation code $C_{ch,16,m}$. The channelisation code sequence shall be aligned in time with the symbol boundary. The sequences of real-valued chips on the I and Q branch are then treated as a single complex-valued sequence of chips. This sequence of chips from all multi-codes is summed and then scrambled (complex chip-wise multiplication) by a complex-valued scrambling code $S_{dl,n}$. The scrambling code is applied aligned with the scrambling code applied to the P-CCPCH.

| i ₁ q ₁ i ₂ q ₂ | I branch | Q branch |
|---|----------|----------|
| 0000 | 0.4472 | 0.4472 |
| 0001 | 0.4472 | 1.3416 |
| 0010 | 1.3416 | 0.4472 |
| 0011 | 1.3416 | 1.3416 |
| 0100 | 0.4472 | -0.4472 |
| 0101 | 0.4472 | -1.3416 |
| 0110 | 1.3416 | -0.4472 |
| 0111 | 1.3416 | -1.3416 |
| 1000 | -0.4472 | 0.4472 |
| 1001 | -0.4472 | 1.3416 |
| 1010 | -1.3416 | 0.4472 |
| 1011 | -1.3416 | 1.3416 |
| 1100 | -0.4472 | -0.4472 |
| 1101 | -0.4472 | -1.3416 |
| 1110 | -1.3416 | -0.4472 |
| 1111 | -1.3416 | -1.3416 |

Table 3A: 16 QAM modulation mapping

5.1.2 Channelization

For all physical channels (except SCH) the I and Q branches shall be spread to the chip rate by the same real-valued channelisation code C_{ch,SF,m_s} i.e. the output for each input symbol on the I and the Q branches shall be a sequence of SF chips corresponding to the channelization code chip sequence multiplied by the real-valued symbol. The channelisation code sequence shall be aligned in time with the symbol boundary.

5.1.3 IQ combining

The real valued chip sequence on the Q branch shall be complex multiplied with j and summed with the corresponding real valued chip sequence on the I branch, thus resulting in a single complex valued chip sequence.

5.1.4 Scrambling

The sequence of complex valued chips shall be scrambled (complex chip-wise multiplication) by a complex-valued scrambling code $S_{dl,n}$. In case of P-CCPCH, the scrambling code shall be applied aligned with the P-CCPCH frame boundary, i.e. the first complex chip of the spread P-CCPCH frame is multiplied with chip number zero of the scrambling code. In case of other downlink channels, the scrambling code shall be applied aligned with the scrambling code applied to the P-CCPCH. In this case, the scrambling code is thus not necessarily applied aligned with the frame boundary of the physical channel to be scrambled.

5.1.5 Channel combining

Figure 9 illustrates how different downlink channels are combined. Each complex-valued spread channel, corresponding to point S in Figure 8, is-may be separately weighted by a weight factor G_i . The complex-valued P-SCH and S-SCH, as described in [2], sectionsubclause 5.3.3.5, are-may be separately weighted by weight factors G_p and G_s . All downlink physical channels are shall then be combined using complex addition.




Figure 9: Combining of downlink physical channels

5.2 Code generation and allocation

5.2.1 Channelisation codes

The channelisation codes of figure 8 are the same codes as used in the uplink, namely Orthogonal Variable Spreading Factor (OVSF) codes that preserve the orthogonality between downlink channels of different rates and spreading factors. The OVSF codes are defined in figure 4 in sectionsubclause 4.3.1.

The channelisation code for the Primary CPICH is fixed to $C_{ch,256,0}$ and the channelisation code for the Primary CCPCH is fixed to $C_{ch,256,1}$. The channelisation codes for all other physical channels are assigned by UTRAN.

With the spreading factor 512 a specific restriction is applied. When the code word $C_{ch,512,n}$, with n=0,2,4...510, is used in soft handover, then the code word $C_{ch,512,n+1}$ is not allocated in the cells where timing adjustment is to be used. Respectively if $C_{ch,512,n}$, with n=1,3,5...511 is used, then the code word $C_{ch,512,n-1}$ is not allocated in the cells where timing adjustment is to be used. This restriction shall not apply in cases where timing adjustments in soft handover are not used with spreading factor 512.

When compressed mode is implemented by reducing the spreading factor by 2, the OVSF code used for compressed frames is:

- $C_{ch,SF/2 \lfloor n/2 \rfloor}$ if ordinary scrambling code is used.
- C_{ch,SF/2,n mod SF/2} if alternative scrambling code is used (see sectionsubclause 5.2.2);

where C_{ch,SF,n} is the channelisation code used for non-compressed frames.

In case the OVSF code on the PDSCH varies from frame to frame, the OVSF codes shall be allocated in such a way that the OVSF code(s) below the smallest spreading factor will be from the branch of the code tree pointed by the code with smallest spreading factor used for the connection which is called PDSCH root channelisation code. This means that all the codes for this UE for the PDSCH connection can be generated according to the OVSF code generation principle from the PDSCH root channelisation code i.e. the code with smallest spreading factor used by the UE on PDSCH.

In case of mapping the DSCH to multiple parallel PDSCHs, the same rule applies, but all of the branches identified by the multiple codes, corresponding to the smallest spreading factor, may be used for higher spreading factor allocation i.e. the multiple codes with smallest spreading factor can be considered as PDSCH root channelisation codes.

For HS-PDSCH, the spreading factor is always 16.

For HS-SCCH, the spreading factor is always 128.

Channelisation-code-set information over HS-SCCH is mapped in following manner: the OVSF codes shall be allocated in such a way that they are positioned in sequence in the code tree. That is, for P multicodes at offset O the following codes are allocated:

 $C_{ch,16,O}\,\ldots\,C_{ch,16,\,O+P\text{-}1}$

The number of multicodes and the corresponding offset for HS-PDSCHs mapped from a given HS-DSCH is signalled by HS-SCCH.

For E-HICH and for E-RGCH, the spreading factor shall always be 128. In each cell, the E-RGCH and E-HICH assigned to a UE shall be configured with the same channelization code.

For E-AGCH, the spreading factor shall always be 256.

5.2.2 Scrambling code

A total of 2^{18} -1 = 262,143 scrambling codes, numbered 0...262,142 can be generated. However not all the scrambling codes are used. The scrambling codes are divided into 512 sets each of a primary scrambling code and 15 secondary scrambling codes.

The primary scrambling codes consist of scrambling codes n=16*i where i=0...511. The i:th set of secondary scrambling codes consists of scrambling codes 16*i+k, where k=1...15.

There is a one-to-one mapping between each primary scrambling code and 15 secondary scrambling codes in a set such that i:th primary scrambling code corresponds to i:th set of secondary scrambling codes.

Hence, according to the above, scrambling codes k = 0, 1, ..., 8191 are used. Each of these codes are associated with a left alternative scrambling code and a right alternative scrambling code, that may be used for compressed frames. The left alternative scrambling code corresponding to scrambling code k is scrambling code number k + 8192, while the right alternative scrambling code corresponding to scrambling code k is scrambling code number k + 16384. The alternative scrambling codes can be used for compressed frames. In this case, the left alternative scrambling code is used if n < SF/2 and the right alternative scrambling code is used if $n \ge SF/2$, where $c_{ch,SF,n}$ is the channelisation code used for non-compressed frames. The usage of alternative scrambling code for compressed frames is signalled by higher layers for each physical channel respectively.

The set of primary scrambling codes is further divided into 64 scrambling code groups, each consisting of 8 primary scrambling codes. The j:th scrambling code group consists of primary scrambling codes 16*8*j+16*k, where j=0..63 and k=0..7.

Each cell is allocated one and only one primary scrambling code. The primary CCPCH, primary CPICH, PICH, AICH, AP-AICH, CD/CA-ICH, CSICH and S-CCPCH carrying PCH are shall always be transmitted using the primary scrambling code. The other downlink physical channels <u>can-may</u> be transmitted with either the primary scrambling code or a secondary scrambling code from the set associated with the primary scrambling code of the cell.

The mixture of primary scrambling code and no more than one secondary scrambling code for one CCTrCH is allowable. In compressed mode during compressed frames, these can be changed to the associated left or right scrambling codes as described above, i.e. in these frames, the total number of different scrambling codes may exceed two.

In the case of the CCTrCH of type DSCH, all the PDSCH channelisation codes that a single UE may receive shall be under a single scrambling code (either the primary or a secondary scrambling code). In the case of CCTrCH of type of HS-DSCH then all the HS-PDSCH channelisation codes and HS-SCCH that a single UE may receive shall be under a single scrambling code (either the primary or a secondary scrambling code).

In each cell, the E-RGCH, E-HICH and E-AGCH assigned to a UE shall be configured with same scrambling code.

The scrambling code sequences are constructed by combining two real sequences into a complex sequence. Each of the two real sequences are constructed as the position wise modulo 2 sum of 38400 chip segments of two binary *m*-sequences generated by means of two generator polynomials of degree 18. The resulting sequences thus constitute segments of a set of Gold sequences. The scrambling codes are repeated for every 10 ms radio frame. Let *x* and *y* be the two sequences respectively. The *x* sequence is constructed using the primitive (over GF(2)) polynomial $1+X^7+X^{18}$. The y sequence is constructed using the polynomial $1+X^5+X^{10}+X^{18}$.

The sequence depending on the chosen scrambling code number *n* is denoted z_n , in the sequel. Furthermore, let x(i), y(i) and $z_n(i)$ denote the *i*:th symbol of the sequence *x*, *y*, and z_n , respectively.

The *m*-sequences xand y are constructed as:

Initial conditions:

- x is constructed with x(0)=1, x(1)=x(2)=...=x(16)=x(17)=0.
- y(0)=y(1)=...=y(16)=y(17)=1.

Recursive definition of subsequent symbols:

- $x(i+18) = x(i+7) + x(i) \mod 2$, $i=0,...,2^{18}-20$.
- y(i+18) = y(i+10)+y(i+7)+y(i+5)+y(i) modulo 2, $i=0,..., 2^{18}-20$.

The n:th Gold code sequence z_n , $n=0,1,2,...,2^{18}-2$, is then defined as:

- $z_n(i) = x((i+n) \mod (2^{18} - 1)) + y(i) \mod 2, i=0,..., 2^{18}-2.$


These binary sequences are converted to real valued sequences Z_n by the following transformation:

$$Z_n(i) = \begin{cases} +1 & \text{if } z_n(i) = 0\\ -1 & \text{if } z_n(i) = 1 \end{cases} \quad \text{for} \quad i = 0, 1, \dots, 2^{18} - 2.$$

Finally, the n:th complex scrambling code sequence $S_{dl,n}$ is defined as:

- $S_{dl,n}(i) = Z_n(i) + j Z_n((i+131072) \mod (2^{18}-1)), i=0,1,...,38399.$

Note that the pattern from phase 0 up to the phase of 38399 is repeated.





5.2.3 Synchronisation codes

5.2.3.1 Code generation

The primary synchronisation code (PSC), C_{psc} is constructed as a so-called generalised hierarchical Golay sequence. The PSC is furthermore chosen to have good aperiodic auto correlation properties.

Define:

- $a = \langle x_1, x_2, x_3, \dots, x_{16} \rangle = \langle 1, 1, 1, 1, 1, 1, -1, -1, 1, -1, 1, -1, 1, -1, 1 \rangle$

The PSC is generated by repeating the sequence *a* modulated by a Golay complementary sequence, and creating a complex-valued sequence with identical real and imaginary components. The PSC C_{psc} is defined as:

- $C_{psc} = (1 + j) \times \langle a, a, a, -a, -a, a, -a, a, a, a, a, -a, a, a, a, -a, a, a \rangle;$

where the leftmost chip in the sequence corresponds to the chip transmitted first in time.

The 16 secondary synchronization codes (SSCs), $\{C_{ssc,1}, \dots, C_{ssc,16}\}$, are complex-valued with identical real and imaginary components, and are constructed from position wise multiplication of a Hadamard sequence and a sequence *z*, defined as:

- $b = \langle x_1, x_2, x_3, x_4, x_5, x_6, x_7, x_8, -x_9, -x_{10}, -x_{11}, -x_{12}, -x_{13}, -x_{14}, -x_{15}, -x_{16} \rangle$ and $x_1, x_2, \dots, x_{15}, x_{16}$ are same as in the definition of the sequence *a* above.

The Hadamard sequences are obtained as the rows in a matrix H_8 constructed recursively by:

$$\begin{aligned} & H_0 = (1) \\ H_k = \begin{pmatrix} H_{k-1} & H_{k-1} \\ H_{k-1} & -H_{k-1} \end{pmatrix}, \quad k \geq 1 \end{aligned}$$

The rows are numbered from the top starting with row θ (the all ones sequence).

Denote the *n*:th Hadamard sequence as a row of H_8 numbered from the top, n = 0, 1, 2, ..., 255, in the sequel.

Furthermore, let $h_n(i)$ and z(i) denote the *i*:th symbol of the sequence h_n and z, respectively where i = 0, 1, 2, ..., 255 and i = 0 corresponds to the leftmost symbol.

The *k*:th SSC, $C_{ssc,k}$, k = 1, 2, 3, ..., 16 is then defined as:

- $C_{\text{ssc,k}} = (1+j) \times \langle h_m(0) \times z(0), h_m(1) \times z(1), h_m(2) \times z(2), \dots, h_m(255) \times z(255) \rangle;$

where $m = 16 \times (k - 1)$ and the leftmost chip in the sequence corresponds to the chip transmitted first in time.

5.2.3.2 Code allocation of SSC

The 64 secondary SCH sequences are constructed such that their cyclic-shifts are unique, i.e., a non-zero cyclic shift less than 15 of any of the 64 sequences is not equivalent to some cyclic shift of any other of the 64 sequences. Also, a non-zero cyclic shift less than 15 of any of the sequences is not equivalent to itself with any other cyclic shift less than 15. Table 4 describes the sequences of SSCs used to encode the 64 different scrambling code groups. The entries in table 4 denote what SSC to use in the different slots for the different scrambling code groups, e.g. the entry "7" means that SSC $C_{ssc.7}$ shall be used for the corresponding scrambling code group and slot.

| Scrambling | | slot number | | | | | | | | | | | | | |
|------------|----|-------------|----|----|----|----|------|----|----|----|-----|------|---------|-----|-----|
| Code Group | #0 | #1 | #2 | #3 | #4 | #5 | #6 | #7 | #8 | #9 | #10 | #11 | #12 | #13 | #14 |
| Group 0 | 1 | 1 | 2 | 8 | 9 | 10 | 15 | 8 | 10 | 16 | 2 | 7 | 15 | 7 | 16 |
| Group 1 | 1 | 1 | 5 | 16 | 7 | 3 | 14 | 16 | 3 | 10 | 5 | 12 | 14 | 12 | 10 |
| Group 2 | 1 | 2 | 1 | 15 | 5 | 5 | 12 | 16 | 6 | 11 | 2 | 16 | 11 | 15 | 12 |
| Group 3 | 1 | 2 | 3 | 1 | 8 | 6 | 5 | 2 | 5 | 8 | 4 | 4 | 6 | 3 | 7 |
| Group 4 | 1 | 2 | 16 | 6 | 6 | 11 | 15 | 5 | 12 | 1 | 15 | 12 | 16 | 11 | 2 |
| Group 5 | 1 | 3 | 4 | 7 | 4 | 1 | 5 | 5 | 3 | 6 | 2 | 8 | 7 | 6 | 8 |
| Group 6 | 1 | 4 | 11 | 3 | 4 | 10 | 9 | 2 | 11 | 2 | 10 | 12 | 12 | 9 | 3 |
| Group 7 | 1 | 5 | 6 | 6 | 14 | 9 | 10 | 2 | 13 | 9 | 2 | 5 | 14 | 1 | 13 |
| Group 8 | 1 | 6 | 10 | 10 | 4 | 11 | 7 | 13 | 16 | 11 | 13 | 6 | 4 | 1 | 16 |
| Group 9 | 1 | 6 | 13 | 2 | 14 | 2 | 6 | 5 | 5 | 13 | 10 | 9 | 1 | 14 | 10 |
| Group 10 | 1 | 7 | 8 | 5 | 7 | 2 | 4 | 3 | 8 | 3 | 2 | 6 | 6 | 4 | 5 |
| Group 11 | 1 | 7 | 10 | 9 | 16 | 7 | 9 | 15 | 1 | 8 | 16 | 8 | 15 | 2 | 2 |
| Group 12 | 1 | 8 | 12 | 9 | 9 | 4 | 13 | 16 | 5 | 1 | 13 | 5 | 12 | 4 | 8 |
| Group 13 | 1 | 8 | 14 | 10 | 14 | 1 | 15 | 15 | 8 | 5 | 11 | 4 | 10 | 5 | 4 |
| Group 14 | 1 | 9 | 2 | 15 | 15 | 16 | 10 | 7 | 8 | 1 | 10 | 8 | 2 | 16 | 9 |
| Group 15 | 1 | 9 | 15 | 6 | 16 | 2 | 13 | 14 | 10 | 11 | 7 | 4 | 5 | 12 | 3 |
| Group 16 | 1 | 10 | 9 | 11 | 15 | 7 | 6 | 4 | 16 | 5 | 2 | 12 | 13 | 3 | 14 |
| Group 17 | 1 | 11 | 14 | 4 | 13 | 2 | 9 | 10 | 12 | 16 | 8 | 5 | 3 | 15 | 6 |
| Group 18 | 1 | 12 | 12 | 13 | 14 | 7 | 2 | 8 | 14 | 2 | 1 | 13 | 11 | 8 | 11 |
| Group 19 | 1 | 12 | 15 | 5 | 4 | 14 | 3 | 16 | 7 | 8 | 6 | 2 | 10 | 11 | 13 |
| Group 20 | 1 | 15 | 4 | 3 | 7 | 6 | 10 | 13 | 12 | 5 | 14 | 16 | 8 | 2 | 11 |
| Group 21 | 1 | 16 | 3 | 12 | 11 | 9 | 13 | 5 | 8 | 2 | 14 | 7 | 4 | 10 | 15 |
| Group 22 | 2 | 2 | 5 | 10 | 16 | 11 | 3 | 10 | 11 | 8 | 5 | 13 | 3 | 13 | 8 |
| Group 23 | 2 | 2 | 12 | 3 | 15 | 5 | 8 | 3 | 5 | 14 | 12 | 9 | 8 | 9 | 14 |
| Group 24 | 2 | 3 | 6 | 16 | 12 | 16 | 3 | 13 | 13 | 6 | 7 | 9 | 2 | 12 | 7 |
| Group 25 | 2 | 3 | 8 | 2 | 9 | 15 | 14 | 3 | 14 | 9 | 5 | 5 | 15 | 8 | 12 |
| Group 26 | 2 | 4 | 7 | 9 | 5 | 4 | 9 | 11 | 2 | 14 | 5 | 14 | 11 | 16 | 16 |
| Group 27 | 2 | 4 | 13 | 12 | 12 | 7 | 15 | 10 | 5 | 2 | 15 | 5 | 13 | 7 | 4 |
| Group 28 | 2 | 5 | 9 | 9 | 3 | 12 | 8 | 14 | 15 | 12 | 14 | 5 | 3 | 2 | 15 |
| Group 29 | 2 | 5 | 11 | 7 | 2 | 11 | 9 | 4 | 16 | 7 | 16 | 9 | 14 | 14 | 4 |
| Group 30 | 2 | 6 | 2 | 13 | 3 | 3 | 12 | 9 | 7 | 16 | 6 | 9 | 16 | 13 | 12 |
| Group 31 | 2 | 6 | 9 | 7 | 7 | 16 | 13 | 3 | 12 | 2 | 13 | 12 | 9 | 16 | 6 |
| Group 32 | 2 | 7 | 12 | 15 | 2 | 12 | 4 | 10 | 13 | 15 | 13 | 4 | 5 | 5 | 10 |
| Group 33 | 2 | 7 | 14 | 16 | 5 | 9 | 2 | 9 | 16 | 11 | 11 | 5 | 7 | 4 | 14 |
| Group 34 | 2 | 8 | 5 | 12 | 5 | 2 | 14 | 14 | 8 | 15 | 3 | 9 | 12 | 15 | 9 |
| Group 35 | 2 | 9 | 13 | 4 | 2 | 13 | 8 | 11 | 6 | 4 | 6 | 8 | 15 | 15 | 11 |
| Group 36 | 2 | 10 | 3 | 2 | 13 | 16 | 8 | 10 | 8 | 13 | 11 | 11 | 16 | 3 | 5 |
| Group 37 | 2 | 11 | 15 | 3 | 11 | 6 | 14 | 10 | 15 | 10 | 6 | 7 | 7 | 14 | 3 |
| Group 38 | 2 | 16 | 4 | 5 | 16 | 14 | 7 | 11 | 4 | 11 | 14 | 9 | 9 | 7 | 5 |
| Group 39 | 3 | 3 | 4 | 6 | 11 | 12 | 13 | 6 | 12 | 14 | 4 | 5 | 13 | 5 | 14 |
| Group 40 | 3 | 3 | 6 | 5 | 16 | 9 | 15 | 5 | 9 | 10 | 6 | 4 | 15 | 4 | 10 |
| Group 41 | 3 | 4 | 5 | 14 | 4 | 6 | 12 | 13 | 5 | 13 | 6 | . 11 | 11 | 12 | 14 |
| Group 42 | 3 | 4 | 9 | 16 | 10 | 4 | 16 | 15 | 3 | 5 | 10 | 5 | 15 | 6 | 6 |
| Group 43 | 3 | 4 | 16 | 10 | 5 | 10 | 4 | 9 | 9 | 16 | 15 | 6 | 3 | 5 | 15 |
| Group 44 | 3 | 5 | 12 | 11 | 14 | 5 | . 11 | 13 | 3 | 6 | 14 | 6 | 13 | 4 | 4 |
| Group 45 | 3 | 6 | 4 | 10 | 6 | 5 | 9 | 15 | 4 | 15 | 5 | 16 | 16 | 9 | 10 |
| Group 46 | 3 | 7 | 8 | 8 | 16 | 11 | 12 | 4 | 15 | 11 | 4 | 7 | 16 | 3 | 15 |
| Group 47 | 3 | 7 | 16 | 11 | 4 | 15 | 3 | 15 | 11 | 12 | 12 | 4 | 7 | 8 | 16 |
| Group 48 | 3 | 8 | 7 | 15 | 4 | 8 | 15 | 12 | 3 | 16 | 4 | 16 | , 12 | 11 | 11 |
| | | - | | | • | | | | - | | | | | | |

Table 4: Allocation of SSCs for secondary SCH

| Scrambling | | slot number | | | | | | | | | | | | | |
|------------|----|-------------|----|----|----|----|----|----|----|----|-----|-----|-----|-----|-----|
| Code Group | #0 | #1 | #2 | #3 | #4 | #5 | #6 | #7 | #8 | #9 | #10 | #11 | #12 | #13 | #14 |
| Group 50 | 3 | 10 | 10 | 15 | 16 | 5 | 4 | 6 | 16 | 4 | 3 | 15 | 9 | 6 | 9 |
| Group 51 | 3 | 13 | 11 | 5 | 4 | 12 | 4 | 11 | 6 | 6 | 5 | 3 | 14 | 13 | 12 |
| Group 52 | 3 | 14 | 7 | 9 | 14 | 10 | 13 | 8 | 7 | 8 | 10 | 4 | 4 | 13 | 9 |
| Group 53 | 5 | 5 | 8 | 14 | 16 | 13 | 6 | 14 | 13 | 7 | 8 | 15 | 6 | 15 | 7 |
| Group 54 | 5 | 6 | 11 | 7 | 10 | 8 | 5 | 8 | 7 | 12 | 12 | 10 | 6 | 9 | 11 |
| Group 55 | 5 | 6 | 13 | 8 | 13 | 5 | 7 | 7 | 6 | 16 | 14 | 15 | 8 | 16 | 15 |
| Group 56 | 5 | 7 | 9 | 10 | 7 | 11 | 6 | 12 | 9 | 12 | 11 | 8 | 8 | 6 | 10 |
| Group 57 | 5 | 9 | 6 | 8 | 10 | 9 | 8 | 12 | 5 | 11 | 10 | 11 | 12 | 7 | 7 |
| Group 58 | 5 | 10 | 10 | 12 | 8 | 11 | 9 | 7 | 8 | 9 | 5 | 12 | 6 | 7 | 6 |
| Group 59 | 5 | 10 | 12 | 6 | 5 | 12 | 8 | 9 | 7 | 6 | 7 | 8 | 11 | 11 | 9 |
| Group 60 | 5 | 13 | 15 | 15 | 14 | 8 | 6 | 7 | 16 | 8 | 7 | 13 | 14 | 5 | 16 |
| Group 61 | 9 | 10 | 13 | 10 | 11 | 15 | 15 | 9 | 16 | 12 | 14 | 13 | 16 | 14 | 11 |
| Group 62 | 9 | 11 | 12 | 15 | 12 | 9 | 13 | 13 | 11 | 14 | 10 | 16 | 15 | 14 | 16 |
| Group 63 | 9 | 12 | 10 | 15 | 13 | 14 | 9 | 14 | 15 | 11 | 11 | 13 | 12 | 16 | 10 |

5.3 Modulation

5.3.1 Modulating chip rate

The modulating chip rate is 3.84 Mcps.

5.3.2 Modulation

Modulation of the complex-valued chip sequence generated by the spreading process is shown in Figure 11 below.




Figure 11: Downlink modulation

The pulse-shaping characteristics are described in [4].

Annex A (informative): Generalised Hierarchical Golay Sequences

A.1 Alternative generation

The generalised hierarchical Golay sequences for the PSC described in 5.2.3.1 may be also viewed as generated (in real valued representation) by the following methods:

Method 1.

The sequence y is constructed from two constituent sequences x_1 and x_2 of length n_1 and n_2 respectively using the following formula:

- $y(i) = x_2(i \mod n_2) * x_1(i \dim n_2), i = 0 \dots (n_1 * n_2) - 1.$

The constituent sequences x_1 and x_2 are chosen to be the following length 16 (i.e. $n_1 = n_2 = 16$) sequences:

- x_1 is defined to be the length 16 (N⁽¹⁾=4) Golay complementary sequence obtained by the delay matrix D⁽¹⁾ = [8, 4, 1,2] and weight matrix W⁽¹⁾ = [1, -1, 1,1].
- x₂ is a generalised hierarchical sequence using the following formula, selecting s=2 and using the two Golay complementary sequences x₃ and x₄ as constituent sequences. The length of the sequence x₃ and x₄ is called n₃ respectively n₄.
- $x_2(i) = x_4(i \mod s + s^*(i \dim sn_3)) * x_3((i \dim s) \mod n_3), i = 0 \dots (n_3 * n_4) 1.$
- x_3 and x_4 are defined to be identical and the length 4 ($N^{(3)} = N^{(4)} = 2$) Golay complementary sequence obtained by the delay matrix $D^{(3)} = D^{(4)} = [1, 2]$ and weight matrix $W^{(3)} = W^{(4)} = [1, 1]$.

The Golay complementary sequences x_1, x_3 and x_4 are defined using the following recursive relation:

$$a_{0}(k) = \delta(k) \text{ and } b_{0}(k) = \delta(k);$$

$$a_{n}(k) = a_{n-1}(k) + W^{(j)}{}_{n} \cdot b_{n-1}(k - D^{(j)}{}_{n});$$

$$b_{n}(k) = a_{n-1}(k) - W^{(j)}{}_{n} \cdot b_{n-1}(k - D^{(j)}{}_{n});$$

$$k = 0, 1, 2, \dots, 2^{**}N^{(j)} - 1;$$

$$n = 1, 2, \dots, N^{(j)}.$$

The wanted Golay complementary sequence x_j is defined by a_n assuming $n=N^{(j)}$. The Kronecker delta function is described by δ , k,j and n are integers.

Method 2

The sequence y can be viewed as a pruned Golay complementary sequence and generated using the following parameters which apply to the generator equations for a and b above:

(a) Let
$$j = 0$$
, $N^{(0)} = 8$.
(b) $[D_1^0, D_2^0, D_3^0, D_4^0, D_5^0, D_6^0, D_7^0, D_8^0] = [128, 64, 16, 32, 8, 1, 4, 2]$
(c) $[W_1^0, W_2^0, W_3^0, W_4^0, W_5^0, W_6^0, W_7^0, W_8^0] = [1, -1, 1, 1, 1, 1, 1, 1]$.
(d) For $n = 4$, 6, set $b_4(k) = a_4(k)$, $b_6(k) = a_6(k)$.

Annex B (informative): Change history

| _ | | | | _ | Change history | | |
|----------------------|------------------|------------------------|-----------------|-----|---|----------------|--------------|
| Date | | | Subject/Comment | Old | New | | |
| 14/01/00 | RAN_05 | RP-99589 | - | | Approved at TSG RAN #5 and placed under Change Control | - | 3.0.0 |
| 14/01/00 | RAN_06 | RP-99682 | 005 | 1 | Harmonization of notations for downlink scrambling codes | 3.0.0 | 3.1.0 |
| 14/01/00 | RAN 06 | RP-99683 | 006 | - | Update of downlink spreading description | 3.0.0 | 3.1.0 |
| 14/01/00 | RAN 06 | RP-99682 | 007 | 1 | Update of TS 25.213 uplink parts | 3.0.0 | 3.1.0 |
| 14/01/00 | RAN 06 | RP-99683 | 008 | - | Updated modulation description | 3.0.0 | 3.1.0 |
| 14/01/00 | RAN_06 | RP-99683 | 009 | _ | Restriction for spreading factor 512 allocation in the UTRA | 3.0.0 | 3.1.0 |
| | | | | - | FDD Downlink | | |
| 14/01/00 | RAN_06 | RP-99683 | 011 | 1 | CPCH codes in power control preamble | 3.0.0 | 3.1.0 |
| 14/01/00 | RAN_06 | RP-99683 | 012 | 2 | Support of short codes for CPCH | 3.0.0 | 3.1.0 |
| 14/01/00 | RAN_06 | RP-99682 | 014 | 1 | Editorial Change | 3.0.0 | 3.1.0 |
| 14/01/00 | RAN_06 | RP-99683 | 016 | - | Channelization Code Allocation for USTS | 3.0.0 | 3.1.0 |
| 14/01/00 | RAN_06 | RP-99683 | 017 | 1 | Correction (Editorial Change) | 3.0.0 | 3.1.0 |
| 14/01/00 | RAN_06 | RP-99683 | 019 | - | Correction to code allocation for compressed mode | 3.0.0 | 3.1.0 |
| 14/01/00 | - | - | - | | Change history was added by the editor | 3.1.0 | 3.1.1 |
| 31/03/00 | RAN_07 | RP-000063 | 020 | 1 | Consistent numbering of scrambling code groups | 3.1.1 | 3.2.0 |
| 31/03/00 | RAN_07 | RP-000063 | 021 | - | Downlink signal flow corrections | 3.1.1 | 3.2.0 |
| 31/03/00 | RAN_07 | RP-000063 | 022 | - | Uplink signal flow corrections | 3.1.1 | 3.2.0 |
| 31/03/00 | RAN 07 | RP-000063 | 022 | - 1 | Number of RACH scrambling codes | 3.1.1 | 3.2.0 |
| 31/03/00 | RAN_07 | RP-000063 | 023 | 1 | | 3.1.1 | 3.2.0 |
| | | | | | Editorial changes to 25.213 | | |
| 31/03/00 | RAN_07 | RP-000063 | 025 | 3 | Number of PCPCH scrambling codes per cell | 3.1.1 | 3.2.0 |
| 31/03/00 | RAN_07 | RP-000063 | 027 | - | A typo correction for 5.2.2 and clarification for 5.2.3.1 of TS 25.213V3.1.1 | 3.1.1 | 3.2.0 |
| 31/03/00 | RAN_07 | RP-000063 | 028 | 2 | Channelization code allocation method for PCPCH | 3.1.1 | 3.2.0 |
| 31/03/00 | RAN_07 | RP-000063 | 029 | | message part | 3.1.1 | 3.2.0 |
| | _ | | | - | Clarifications to DSCH scrambling and modulation in 25.213 | | |
| 31/03/00 | RAN_07 | RP-000063 | 032 | - | Clean up of USTS related specifications | 3.1.1 | 3.2.0 |
| 26/06/00 | RAN_08 | RP-000267 | 033 | - | Clarifications to power control preamble sections | 3.2.0 | 3.3.0 |
| 26/06/00 | RAN_08 | RP-000267 | 034 | 2 | Numbering of the PCPCH access preamble and collision detection | 3.2.0 | 3.3.0 |
| 26/06/00 | RAN_08 | RP-000267 | 035 | - | preamble scrambling codes DPDCH/DPCCH gain factors | 3.2.0 | 3.3.0 |
| 16/12/00 | RAN_00 | RP-000207 | 035 | - 1 | Proposed removal of the option of secondary scrambling code for | 3.3.0 | 3.4.0 |
| | | 11-000333 | | - | some downlink common channels | | |
| 16/03/01 | RAN_11 | - | - | - | Approved as Release 4 specification (v4.0.0) at TSG RAN #11 | 3.4.0 | 4.0.0 |
| 16/03/01 | RAN_11 | RP-010059 | 038 | - | Clarification of channelization codes when SF=512 | 3.4.0 | 4.0.0 |
| 16/03/01 | RAN_11 | RP-010059 | 039 | 1 | Clarification of the scrambling code of a power control preamble | 3.4.0 | 4.0.0 |
| 15/06/01 | RAN_12 | RP-010333 | 041 043 | 1 | Clarification of DL channelization code alignment Clarification of PDSCH root channelisation code definition | 4.0.0 | 4.1.0 |
| 15/06/01 14/12/01 | RAN_12 RAN_14 | RP-010333 RP-010738 | 043 | - | Correction of section number reference | 4.0.0 4.1.0 | 4.1.0 |
| 08/03/02 | | RP-020058 | | - | The inclusion of HSDPA into 25.213 | 4.1.0 | 5.0.0 |
| 07/06/02 | RAN_15 | | | - 1 | Downlink bit mapping | 5.0.0 | 5.1.0 |
| 07/06/02 | RAN_16 | RP-020309 | | - | Consistency of Signal Point Constellation for QPSK and 16QAM | 5.0.0 | 5.1.0 |
| 07/06/02 | RAN 16 | RP-020316 | | - | Clarification of uplink DTX handling and modulation | 5.0.0 | 5.1.0 |
| 07/06/02 | RAN_16 | RP-020316 | | - | Removal of code mapping description over HS-SCCH | 5.0.0 | 5.1.0 |
| 07/06/02 | RAN_16 | RP-020316 | | 3 | I/Q mapping of HS-DPCCH | 5.0.0 | 5.1.0 |
| 07/06/02 | RAN_16 | RP-020316 | | - | Definition of the amplitude gain factor for HS-DPCCH | 5.0.0 | 5.1.0 |
| 16/09/02 | RAN_17 | RP-020583 | | 1 | Numbering corrections | 5.1.0 | 5.2.0 |
| 16/09/02 | RAN_17 | RP-020583 | | | Correction on the maximum DPDCH in Figure1 | 5.1.0 | 5.2.0 |
| 16/09/02 | RAN_17 | | 060 | | Power offset values for HS-DPCCH | 5.1.0 | 5.2.0 |
| 26/03/03 | RAN_19 | RP-030135 | | 1 | Removal of the tiny text in Figure 1 and minor corrections to 4.2.1 | 5.2.0 | 5.3.0 |
| 21/09/03 | RAN_21 | RP-030457 | 062 | - | Clarification of 16QAM modulation description | 5.3.0 | 5.4.0 |
| 06/01/04 | RAN_22 | RP-030648 | 064 | 1 | Correction of figure in combining of downlink physical channels | 5.4.0 | 5.5.0 |
| 06/01/04 | RAN_22 | RP-030648 | 065 | 1 | Correction of reference to calculation of HS-DPCCH gain factor | 5.4.0 | 5.5.0 |
| 06/01/04 | RAN_22 | RP-030727 | 067 | 2 | Restriction of DL secondary scrambling codes per CCTrCH | 5.4.0 | 5.5.0 |
| 13/01/04 | RAN_22 | - | I | 1 | Created for M.1457 update | 5.5.0 | 6.0.0 |
| <u>??</u> | RAN 26 | <u>??</u> | <u>071</u> | ?? | Inclusion of physical channels in support of E-DCH operation | <u>6.0.0</u> | <u>6.1.0</u> |
| | | | | | | | |