TSG-RAN Working Group

TSG

Agenda Item:Source:SK TelecomTitle:CR for TAB structure and timing relation for USTS in 25.211Document for:Discussion

1. Introduction

The procedure for Uplink Synchronous Transmission Scheme (USTS) was accepted in text (in section 9 of TS25.214) at the last Kyongju meeting [1]. However it is required to elaborate the specification related to USTS. Therefore 'Time Alignment Bit (TAB)' structure for USTS should be included in section 5.3.2 of TS25.211 which is the section for downlink dedicated physical channel. Timing issue for USTS should be also included in section 7.6.3 of TS25.211 which is the section related to uplink/downlink DPCH timing at UE. This document have CR for change in TS25.211 for USTS.

2. References

[1] SK Telecom, "Uplink Synchronous Transmission Scheme," TSGR1#7 (99)e68

3GPP TSG RAN WG1 Meeting #9 Dresden, Germany, Nov 30 –Dec 3, 1999

| Document | R1-99j84 |
|----------|----------|
|----------|----------|

| Dresden, Germany, Nov 30 –Dec 3, 1999 | | | e.g. for 3GPP use the format TP-99xxx or for SMG, use the format P-99-xxx | | |
|-------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------|------------------------------------------------------------|--|
| | CHANGE | REQUEST | Please see embedded help page for instructions on how | | |
| | 25.211 | CR 016 | Current Versi | on: 3.0.0 | |
| GSM (AA.BB) or 3G (AA.BBB) specification number ↑ | | | | | |
| list expected approval meeting # he | | approval X prmation | Strate non-strate | gic use only) | |
| Proposed change affects: (U)SIM ME X UTRAN / Radio X Core Network (at least one should be marked with an X) | | | | | |
| Source: SK Tel | ecom | | Date: | 1999-11-26 | |
| Subject: Timing | Control for USTS | | | | |
| Work item: | | | | | |
| (only one category B Additic shall be marked C Function | tion ponds to a correction on of feature onal modification of fe al modification | | ASE Release: | Phase 2Release 96Release 97Release 98Release 99XRelease 00 | |
| | ditional descriptions a onization and tracking | | port the timing informa | ation for Initial | |
| Clauses affected: 5. | 3.2, 7.6.3 | | | | |
| affected: Other GS spec MS test BSS test | Core specifications SM core ifications specifications specifications ecifications | $\begin{array}{c c} \rightarrow & \text{List of} \\ \rightarrow & \text{List of} \\ \hline & \rightarrow & \text{List of} \\ \hline & \rightarrow & \text{List of} \\ \hline & \rightarrow & \text{List of} \\ \hline \end{array}$ | CRs: CRs: CRs: | | |
| <u>Other</u> comments: | | | | | |

5.3.2 Dedicated downlink physical channels

There is only one type of downlink dedicated physical channel, the Downlink Dedicated Physical Channel (downlink DPCH).

Within one downlink DPCH, dedicated data generated at Layer 2 and above, i.e. the dedicated transport channel (DCH), is transmitted in time-multiplex with control information generated at Layer 1 (known pilot bits, TPC commands, and an optional TFCI). The downlink DPCH can thus be seen as a time multiplex of a downlink DPDCH and a downlink DPCCH, compare Section 5.2.1. It is the UTRAN that determines if a TFCI should be transmitted, hence making it is mandatory for all UEs to support the use of TFCI in the downlink. In case of USTS, the TPC bits in slot #14 in frames with CFN mod 2 = 0 are replaced by Time Alignment Bits (TABs) as described in section 9.3 of TS 25.214.

Figure 10 shows the frame structure of the downlink DPCH. Each frame of length 10 ms is split into 15 slots, each of length $T_{slot} = 2560$ chips, corresponding to one power-control period. A super frame corresponds to 72 consecutive frames, i.e. the super-frame length is 720 ms.

(snip) -----

7.6.3 Uplink/downlink timing at UE

At the UE, the uplink DPCCH/DPDCH frame transmission takes place approximately T_0 chips after the reception of the first significant path of the corresponding downlink DPCCH/DPDCH frame. T_0 is a constant defined to be 1024 chips. More information about the uplink/downlink timing relation and meaning of T_0 can be found in [5], section 4.5.

In case of USTS, the uplink DPCCH/DPDCH frame transmission takes place $T_{INIT_SYNC} + t_{RACH,n} - t_{p-a} - t_{DPCH,n}$ after the reception of the first significant path of the corresponding downlink DPCCH/DPDCH frame. $T_{INIT_SYNC} + t_{RACH,n} - t_{p-a} - t_{DPCH,n}$ is the amount of timing control for initial synchronization determined by the synchronization process for USTS. More information about T_{INIT_SYNC} can be found in section 5.2.8 of TS25.215.