## Agenda item: AH16

Source: NTT DoCoMo
Title: $\quad$ A scheme to measure quality for outer loop TPC during DPDCH OFF
Document for: Decision

## 1. Introduction

It was accepted in the WG1 that physical channel BER on DPCCH is used for outer loop TPC during DPDCH OFF. This document explained that physical channel BER on DPCCH is not suitable for outer loop TPC, and proposes to transmit parity bits for error detection during DPDCH OFF.

## 2. The problem in the physical channel BER on DPCCH for outer loop TPC

Figure 1 shows correspondences between the physical channel BER on DPCCH and BER after decoding. The number of path is a parameter in figure 1. Simulation conditions are as following:

- Antenna space diversity: 2-branch
- Rake combining: $n$-finger/branch
- Channel estimation: 3-slot averaging with power weighting i.e. 0.4:1:0.4
- Channel coding: Turbo coding ( $\mathrm{R}=1 / 3, \mathrm{k}=4$ )
- Transmit Power Control (TPC): Slot base closed loop power control (1-slot control delay, 1dB step size, no-control command error)
- Channel model: N-path Rayleigh fading channel (each path with equal average power).

As figure 1 shows, correspondences between the physical channel BER on DPCCH and BER after decoding are not stable against the number of path. This means that the outer loop TPC using the physical channel BER on DPCCH cannot follow fluctuation of the number of paths. Consequently, the physical channel BER on DPCCH seems not to be appropriate as a quality indication for outerloop TPC. Other quality indication for outer loop TPC, which can be measured in short time, is needed.

## 3. Proposal

This document proposes to delete the physical channel BER on DPCCH and to add a feature to transmit parity bits during DPDCH OFF. The parity bits attachment is done instead of CRC bits attachment before encoding. During DPDCH OFF, BLER can be measured using proposed parity bits.

In each transport channel, length of the parity bits is same as length of CRC bits used during DPDCH ON.

Transport channels, which are not applied outer loop TPC, should be considered, e.g. a transport channel to transmit very infrequent traffic. Therefore, higher layer signalling should designate UE use of proposed parity bits for each transport channel.

Error detection results of proposed parity bits in node B are transmitted to RNC on the field of CRC check results in Iub interface instead of CRC check results.

## 4. Conclusion

In this document, simulation results of correspondences between the physical channel BER on DPCCH and BER after decoding is presented. From these results, this document explains that the physical channel BER on DPCCH is not appropriate for outer loop TPC during DPCCH OFF. Instead of the physical channel BER on DPCCH, transmission of parity bits during DPDCH OFF is proposed to measure BLER during DPDCH OFF.

In attached text proposal, it is proposed to add parity bits patterns in TS25.212.
A LS to R2 is needed to inform R2 of the necessity of additional signaling to designate UE use of parity bits during DPCCH OFF for each transport channel.

A LS to R3 is needed to inform R3 that a field for results of CRC checksum is used for parity check results during DPDCH OFF, also.


Figure 1: Correspondences between the physical channel BER on DPCCH and BER after decoding

### 25.212 CR 025

Current Version: 3.0.0
GSM (AA.BB) or 3G (AA.BBB) specification number $\uparrow$
$\uparrow$ CR number as allocated by MCC support team

For submission to: TSG RAN \#6
list expected approval meeting \# here
for approval for information



Form: CR cover sheet, version 2 for 3GPP and SMG The latest version of this form is available from: ftp://ftp.3gpp.org/Information/CR-Form-v2.doc

Proposed change affects:
(at least one should be marked with an X)
(U)SIM $\square$ $\mathrm{ME} \quad \mathrm{X}$
UTRAN / Radio $\square$ $\mathbf{X}$ Core Network $\qquad$

## Source:

NTT DoCoMo
Date: 1999-11-26
Subject: A scheme to measure quality for outer loop TPC during DPDCH OFF

## Work item:

Category: F Correction
(only one category
A Corresponds to a correction in an earlier release
B Addition of feature
shall be marked
C Functional modification of feature
with an X)
D Editorial modification


Release: Phase 2
Release 96
Release 97
Release 98
Release 99
Release 00


Reason for Simulation results of correspondences between the physical channel BER on DPCCH change: and BER after decoding shows that the physical channel BER on DPCCH is not appropriate for outer loop TPC during DPCCH OFF. Instead of the physical channel BER on DPCCH, transmission of parity bits during DPDCH OFF is proposed to measure BLER during DPDCH OFF.

## Clauses affected:

Other specs affected:

Other 3G core specifications
Other GSM core specifications
MS test specifications
BSS test specifications
O\&M specifications
$\begin{aligned} \square & \rightarrow \text { List of CRs: } \\ & \rightarrow \text { List of CRs: } \\ & \rightarrow \text { List of CRs: } \\ \square & \rightarrow \text { List of CRs: } \\ \square & \rightarrow \text { List of CRs: }\end{aligned}$

## Other <br> comments:

<--------- double-click here for help and instructions on how to create a CR.

### 4.2.1 Error detection

Error detection is provided on transport blocks through a Cyclic Redundancy Check. The CRC is $24,16,12,8$ or 0 bits and it is signalled from higher layers what CRC length that should be used for each TrCH .

### 4.2.1.1 CRC Calculation

The entire transport block is used to calculate the CRC parity bits for each transport block. The parity bits are generated by one of the following cyclic generator polynomials:

$$
\begin{aligned}
& \mathrm{g}_{\mathrm{CRC} 24}(\mathrm{D})=\mathrm{D}^{24}+\mathrm{D}^{23}+\mathrm{D}^{6}+\mathrm{D}^{5}+\mathrm{D}+1 \\
& \mathrm{~g}_{\mathrm{CRC} 16}(\mathrm{D})=\mathrm{D}^{16}+\mathrm{D}^{12}+\mathrm{D}^{5}+1 \\
& \mathrm{~g}_{\mathrm{CRC} 12}(\mathrm{D})=\mathrm{D}^{12}+\mathrm{D}^{11}+\mathrm{D}^{3}+\mathrm{D}^{2}+\mathrm{D}+1 \\
& \mathrm{~g}_{\mathrm{CRC} 8}(\mathrm{D})=\mathrm{D}^{8}+\mathrm{D}^{7}+\mathrm{D}^{4}+\mathrm{D}^{3}+\mathrm{D}+1
\end{aligned}
$$

Denote the bits in a transport block delivered to layer 1 by $a_{i m 1}, a_{i m 2}, a_{i m 3}, \ldots, a_{i m A_{i}}$, and the parity bits by $p_{i m 1}, p_{i m 2}, p_{i m 3}, \ldots, p_{i m L_{i}} . A_{i}$ is the length of a transport block of $\operatorname{TrCH} i, m$ is the transport block number, and $\mathrm{L}_{i}$ is $24,16,12,8$, or 0 depending on what is signalled from higher layers.
The encoding is performed in a systematic form, which means that in $\operatorname{GF}(2)$, the polynomial $a_{i m 1} D^{A_{i}+23}+a_{i m 2} D^{A_{i}+22}+\ldots+a_{i m A_{i}} D^{24}+p_{i m 1} D^{23}+p_{i m 2} D^{22}+\ldots+p_{i m 23} D^{1}+p_{i m 24}$ yields a remainder equal to 0 when divided by $g_{\text {CRC24 }}(\mathrm{D})$, polynomial
$a_{i m 1} D^{A_{i}+15}+a_{i m 2} D^{A_{i}+14}+\ldots+a_{i m A_{i}} D^{16}+p_{i m 1} D^{15}+p_{i m 2} D^{14}+\ldots+p_{i m 15} D^{1}+p_{i m 16}$
yields a remainder equal to 0 when divided by $g_{\mathrm{CRCl}_{6}}(\mathrm{D})$, polynomial
$a_{i m 1} D^{A_{i}+11}+a_{i m 2} D^{A_{i}+10}+\ldots+a_{i m A_{i}} D^{12}+p_{i m 1} D^{11}+p_{i m 2} D^{10}+\ldots+p_{i m 11} D^{1}+p_{i m 12}$
yields a remainder equal to 0 when divided by $g_{C R C 12}(\mathrm{D})$ and polynomial
$a_{i m 1} D^{A_{i}+7}+a_{i m 2} D^{A_{i}+6}+\ldots+a_{i m A_{i}} D^{8}+p_{i m 1} D^{7}+p_{i m 2} D^{6}+\ldots+p_{i m 7} D^{1}+p_{i m 8}$
yields a remainder equal to 0 when divided by $g_{C R C 8}(D)$.

### 4.2.1.1.1 Parity bits for zero length transport block

The parity attachment when no bits in a transport block $\left(A_{i}=0\right)$ are input to the CRC attachment is as follows.
If the execution of the error detection for zero length transport block is signaled from higher layer, fixed bit patterns indicated in Table $X$ are used as the parity bit pattern for each parity length. These parity bit patterns are same as CRC parity bit pattern for all " 1 " bit sequence which length is $L_{i}$. Otherwise no parity bits are attached in $\underline{C R C}$ attachment, i.e. $B_{i}($ see 4.2.1.1.2 $)=0$.

Table X: Parity bit pattern for zero length transport block

| Number of CRC parity bits $L_{i}$ | Parity bit pattern $\left\{p_{i m l}, p_{i m 2}, p_{i m 3}, K, p_{i m L}\right\}$ |
| :---: | :---: |
| $\underline{12}$ | $\underline{\{0,1,1,1,1,0,1,1\}}$ |
| $\underline{16}$ | $\{0,0,0,0,0,0,1,1,1,0,1,0\}$ |
| $\underline{4}$ | $\{0,0,0,1,1,1,0,1,0,0,0,0,1,1,1,1\}$ |

### 4.2.1.1.14.2.1.1.2 Relation between input and output of the Cyclic Redundancy Check

The bits after CRC attachment are denoted by $b_{i m 1}, b_{i m 2}, b_{i m 3}, \ldots, b_{i m B_{i}}$, where $B_{i}=A_{i}+L_{i}$. The relation between $a_{i m k}$ and $b_{\text {imk }}$ is:

$$
\begin{array}{ll}
b_{i m k}=a_{i m k} & k=1,2,3, \ldots, A_{i} \\
b_{i m k}=p_{i m\left(L_{i}+1-\left(k-A_{i}\right)\right)} & k=A_{i}+1, A_{i}+2, A_{i}+3, \ldots, A_{i}+L_{I}
\end{array}
$$

