## Agenda item:

Source: Ericsson
Title: $\quad$ CR 25.211-011: Sliding paging indicators

## Document for: Decision

## 1 Introduction

The concept of "sliding" paging indicators, i.e. the fact that PIs should be transmitted in different parts of the 10 ms frame to avoid extra receiving time to sample neighbouring cells, has been accepted by both WG1 and WG2. What is missing is a concrete proposal how the sliding shall be done.

Since it was previously understood that the calculation of the PI position should take both IMSI and SFN into account, and that IMSI should not be mentioned in the L1 specifications, WG1 previously sent this issue to WG2 who responded that they will specify the sliding function.

However, after looking more into this issue, it is feasible to separate the position function into one that takes e.g. IMSI into account in the higher layer specifications, and then do the sliding in the L1 specification using only a function of SFN. This gives a very nice functionality split between the different specifications. Moreover, it was recognised that WG2 people could have difficulties to understand how a "good" sliding scheme would look like.

Hence, this contribution consist of a concrete proposal of how the PI position shall be calculated, with a CR for WG1 (25.211). The contribution is presented to both WG1 and WG2 meetings, in hope that consensus on the functionality split can be resolved even with parallel meetings.

## 2 Proposal

### 2.1 General

It is proposed that in the higher layer specifications, a paging indicator (PI) is computed for each UE. The calculation tries to map different users to different PIs. The PI is then mapped to actual PICH bits by a function in the L1 specification. This mapping achieves the sliding functionality, since the position is a function of SFN.

### 2.2 Higher layer functionality

The paging indicator (PI) to use for a UE is computed as

$$
\text { PI }=\mathrm{DRX} \text { Index } \bmod \mathrm{Np}
$$

where DRX Index $=\{(\mathrm{IMSI} \bmod \mathrm{M})$ div $(\mathrm{DRX}$ Cycle Length div PBP $)\}, \mathrm{Np}$ is the number of paging indicators per frame and PBP is the Paging Block Periodicity. PBP is only applicable for TDD, for FDD PBP $=1$.

### 2.3 Physical layer functionality

In L 1, the PI calculated by higher layers is mapped to the actual PI position $\mathrm{PI}_{p}$ (and PICH bits), where $p$ is computed as
$p=\left(P I+\left\lfloor(18 \times(S F N+\lfloor S F N / 8\rfloor+\lfloor S F N / 64\rfloor+\lfloor S F N / 512\rfloor) \bmod 144) \times \frac{N}{144}\right\rfloor\right) \bmod N$,
where N is the number of paging indicators per frame. The formula introduces the function of SFN that is wanted to achieve the siding. One nice feature of the above formula is that is works well with all DRX cycles (which can be $2^{k}$ frames, $k=0,1,2, \ldots, 12$ ).

The factor 18 determines how much the position is changed between frames in the DRX cycle. The value 18 means that the PIs for a particular UE will appear in 8 different positions within the frame, since $8 \times 18=144$. This is seen as a good compromise between sliding speed and sliding resolution. After 8 frames all 8 PI positions have been used, i.e all eight positions of the frame have been sampled. The addition of SFN with different dividers (corresponding to bit shifting), ensures that the formula works equally well for all DRX cycles. The factor N/144 is used to make the formula work when the number of PIs per frame is 72,36 and 18.

Examples of how the formula works are found in the plots in Figure 1 below. What is plotted is the PI position $p$ as a function of SFN, for different paging cycles. In the figures, it is assumed that the frame with SFN = 33 is part of the DRX cycle. Moreover, 36 PIs per frame is assumed and $\mathrm{PI}=0$.


Figure 1: Examples of actual PI position as function of SFN.

## CHANGE REQUEST

Please see embedded help file at the bottom of this page for instructions on how to fill in this form correctly.
25.211 CR 011

Current Version: 3.0.0

GSM (AA.BB) or $3 G$ (AA.BBB) specification number $\uparrow$
$\uparrow$ CR number as allocated by MCC support team

For submission to: TSG-RAN \#6 list expected approval meeting \# here $\uparrow$
for approval for information

strategic $\square$ (for SMG non-strategic $\square$ use only)

Form: CR cover sheet, version 2 for 3GPP and SMG The latest version of this form is available from: ftp://ftp.3gpp.org/Information/CR-Form-v2.doc

(at least one should be marked with an X)
Source:
Ericsson

Date: 1999-11-22
Subject: Sliding paging indicators

## Work item:

| Category: | F | Correction |
| :--- | :--- | :--- |
|  | A | Corresponds to a correction in an earlier release |
|  |  |  |
| (only one category | B | Addition of feature |
| shall be marked | C | Functional modification of feature |
| with an $X$ ) | D | $\mathbf{X}$ |

Release: Phase 2
Release 96
Release 97
Release 98
Release 99
Release 00


Reason for A sliding paging indicator scheme has been agreed in WG1 and WG2. This CR change: introduces the L1 changes need to support the scheme.

## Clauses affected: 5.3.3.7



## Other <br> comments:

### 5.3.3.7 Page Indication Channel (PICH)

The Page Indicator Channel ( PICH ) is a fixed rate ( $\mathrm{SF}=256$ ) physical channel used to carry the Page Indicators (PI). The PICH is always associated with an S-CCPCH to which a PCH transport channel is mapped.

Figure 22 illustrates the frame structure of the PICH. One PICH frame of length 10 ms consists 300 bits $\underline{b}_{0}, b_{1}, \ldots$, $\left.\underline{\mathrm{b}}_{299}\right)$. Of these, 288 bits $\left.\underline{\mathrm{b}}_{\underline{0}} \underline{\mathrm{~b}}_{1}, \ldots, \underline{\mathrm{~b}}_{287}\right)$ are used to carry Page Indicators. The remaining 12 bits $\left.\underline{\mathrm{b}}_{288}, \underline{\mathrm{~b}}_{289}, \ldots, \underline{\mathrm{~b}}_{299}\right)$ are undefinednot used.


Figure 22: Structure of Page Indicator Channel (PICH)
N Page Indicators $\left\{\mathrm{PI}_{0}, \ldots, \mathrm{PI}_{\mathrm{N}-1}\right\}$ are transmitted in each PICH frame, where $\mathrm{N}=18,36,72$, or 144.
The PI calculated by higher layers for use for a certain UE, is mapped to the paging indicator $\mathrm{PI}_{p}$, where $p$ is computed as a function of the PI computed by higher layers, the SFN of the P-CCPCH radio frame during which the start of the $\underline{\mathrm{PICH}}$ radio frame occurs, and the number of paging indicators per frame $(\mathrm{N})$ :
$p=\left(P I+\left\lfloor(18 \times(S F N+\lfloor S F N / 8\rfloor+\lfloor S F N / 64\rfloor+\lfloor S F N / 512\rfloor) \bmod 144) \times \frac{N}{144}\right\rfloor\right) \bmod N_{=}$
The mapping from $\left\{\mathrm{PI}_{0}, \ldots, \mathrm{PI}_{\mathrm{N}-1}\right\}$ to the PICH bits $\left\{\mathrm{b}_{0}, \ldots, \mathrm{~b}_{287}\right\}$ are according to table 21.
Table 21: Mapping of Page Indicators (PI) to PICH bits

| Number of PI per frame (N) | $\mathrm{Pl}_{\text {ip }}=1$ | $\mathrm{Pl}_{\text {ip }}=0$ |
| :---: | :---: | :---: |
| $\mathrm{N}=18$ | $\left\{\mathrm{b}_{16 \mathrm{ip}}, \ldots, \mathrm{b}_{16 \mathrm{ip}+15}\right\}=\{1,1, \ldots, 1\}$ | $\left\{\mathrm{b}_{16 \mathrm{ip}}, \ldots, \mathrm{b}_{16 \mathrm{ip}+15}\right\}=\{0,0, \ldots, 0\}$ |
| $\mathrm{N}=36$ | $\left\{\mathrm{b}_{\text {sip }}, \ldots, \mathrm{b}_{\text {sip }+7}\right\}=\{1,1, \ldots, 1\}$ | $\left\{b_{\text {sip }}, \ldots, b_{\text {sip }+7}\right\}=\{0,0, \ldots, 0\}$ |
| $\mathrm{N}=72$ | $\left\{\mathrm{b}_{4 \mathrm{ip}}, \ldots, \mathrm{b}_{4 \mathrm{ip}+3}\right\}=\{1,1, \ldots, 1\}$ | $\left\{b_{4 i p}, \ldots, b_{4 i p+3}\right\}=\{0,0, \ldots, 0\}$ |
| $\mathrm{N}=144$ | $\left\{\mathrm{b}_{\text {2ip }}, \mathrm{b}_{2 \mathrm{ip}+1}\right\}=\{1,1\}$ | $\left\{\mathrm{b}_{2 i \mathrm{p}}, \mathrm{b}_{2 \mathrm{ip}+1}\right\}=\{0,0\}$ |

If a Paging Indicator in a certain frame is set to " 1 " it is an indication that UEs associated with this Page Indicator should read the corresponding frame of the associated S-CCPCH.

