TSG-RAN Working Group 1 meeting #9 Dresden, Germany November 30 – December 3, 1999

TSGR1#9(99)i58

Agenda item:

Source:	Ericsson
Title:	CR 25.212-014: Update of channel coding sections
Document for:	Decision

The sections in TS 25.212 dealing with channel coding needs to be updated, since they by mistake has received wrong section numbers. In addition, figure 3 showing the convolutional coders is a bit "messy", so it is proposed to replace that figure with a more clean version. Finally, the PCCC may be applied for any service, depending on terminal capabilities, regardless of QoS, so that statement is removed.

Document ???99???

e.g. for 3GPP use the format TP-99xxx or for SMG, use the format P-99-xxx

CHANGE REQUEST Please see embedded help file at the bottom of this page for instructions on how to fill in this form correctly.											
			25.2	25.212 CR 014 Current Version:					on: <u>3.0.0</u>		
GSM (AA.BB) or	GSM (AA.BB) or 3G (AA.BBB) specification number ↑ ↑ CR number as allocated by MCC support team										
For submission to:TSG-RAN #6for approvalXstrategic(for SMGlist expected approval meeting # here ↑for informationfor informationnon-strategicuse only)											
Proposed cha (at least one should l	Form: Inge be ma	CR cover sheet, ver e affects: arked with an X)	(U)SIM	SMG	ME	X	UTRA	N / Ra	adio X	Core Network	-v2.doc
Source:		Ericsson							Date:	1999-11-18	
Subject:		Update of c	hannel codir	ng sec	ctions						
Work item:		·		0							
Category: (only one category shall be marked with an X)	F A B C D	Correction Correspond Addition of Functional Editorial mo	ls to a correc feature modification odification	ction i of fea	in an ea ature	rlier rel	ease	X	<u>Release:</u>	Phase 2 Release 96 Release 97 Release 98 Release 99 Release 00	X
<u>Reason for</u> <u>change:</u>	The sections in TS 25.212 dealing with channel coding needs to be updated, since they by mistake has received wrong section numbers. In addition, figure 3 showing the convolutional coders is a bit "messy", so it is proposed to replace that figure with a more clean version. Finally, the PCCC may be applied for any service, depending on terminal capabilities, regardless of QoS, so that statement is removed.										
Clauses affec	ted	Incorre	ctly number	ed 4.1	<mark>1.3.1 an</mark>	<mark>d 4.1.3</mark> .	<mark>.2 with s</mark>	ub-cla	auses		
Other specs affected:	Other 3G core specifications Other GSM core specifications MS test specifications BSS test specifications O&M specifications			ons		$\begin{array}{l} \rightarrow \ \text{List} \\ \end{array}$	of CRs: of CRs: of CRs: of CRs: of CRs: of CRs:				
<u>Other</u> comments:											

For the purposes of the present document, the following abbreviations apply:

ACS	Add, Compare, Select
ARQ	Automatic Repeat Request
BCH	Broadcast Channel
BER	Bit Error Rate
BLER	Block Error Rate
BS	Base Station
CCPCH	Common Control Physical Channel
CCTrCH	Coded Composite Transport Channel
CRC	Cyclic Redundancy Code
DCH	Dedicated Channel
DL	Downlink (Forward link)
DPCH	Dedicated Physical Channel
DPCCH	Dedicated Physical Control Channel
DPDCH	Dedicated Physical Data Channel
DS-CDMA	Direct-Sequence Code Division Multiple Access
DSCH	Downlink Shared Channel
DTX	Discontinuous Transmission
FACH	Forward Access Channel
FDD	Frequency Division Duplex
FER	Frame Error Rate
GF	Galois Field
MAC	Medium Access Control
Mcps	Mega Chip Per Second
MS	Mobile Station
OVSF	Orthogonal Variable Spreading Factor (codes)
PCCC	Parallel Concatenated Convolutional Code
PCH	Paging Channel
PRACH	Physical Random Access Channel
PhCH	Physical Channel
QoS	Quality of Service
RACH	Random Access Channel
RX	Receive
SCH	Synchronisation Channel
SF	Spreading Factor
SFN	System Frame Number
SIR	Signal-to-Interference Ratio
SNR	Signal to Noise Ratio
TF	Transport Format
TFC	Transport Format Combination
TFCI	Transport Format Combination Indicator
TPC	Transmit Power Control
TrCH	Transport Channel
TTI	Transmission Time Interval
TX	Transmit
UL	Uplink (Reverse link)

I

4.2.3 Channel coding

Code blocks are delivered to the channel coding block. They are denoted by $o_{ir1}, o_{ir2}, o_{ir3}, \dots, o_{irK_i}$, where *i* is the TrCH number, *r* is the code block number, and K_i is the number of bits in each code block. The number of code blocks on TrCH *i* is denoted by C_i . After encoding the bits are denoted by $y_{ir1}, y_{ir2}, y_{ir3}, \dots, y_{irY_i}$. The encoded blocks are serially multiplexed so that the block with lowest index *r* is output first from the channel coding block. The bits output are denoted by $c_{i1}, c_{i2}, c_{i3}, \dots, c_{iE_i}$, where *i* is the TrCH number and $E_i = C_i Y_i$. The output bits are defined by the following relations:

$$c_{ik} = y_{i1k} \quad k = 1, 2, ..., Y_i$$

$$c_{ik} = y_{i,2,(k-Y_i)} \quad k = Y_i + 1, Y_i + 2, ..., 2Y_i$$

$$c_{ik} = y_{i,3,(k-2Y_i)} \quad k = 2Y_i + 1, 2Y_i + 2, ..., 3Y_i$$
...
$$c_{ik} = y_{i,C_i,(k-(C_i-1)Y_i)} \quad k = (C_i - 1)Y_i + 1, (C_i - 1)Y_i + 2, ..., C_iY_i$$

The relation between o_{irk} and y_{irk} and between K_i and Y_i is dependent on the channel coding scheme.

The following channel coding schemes can be applied to TrCHs:

- Convolutional coding
- Turbo coding
- No channel coding

The values of Y_i in connection with each coding scheme:

- Convolutional coding, $\frac{1}{2}$ rate: $Y_i = 2 K_i + 16$; 1/3 rate: $Y_i = 3 K_i + 24$
- Turbo coding, 1/3 rate: $Y_i = 3 * K_i + 12$
- No channel coding, $Y_i = K_i$

Table 1: Error Correction Coding Parameters

Transport channel type	Coding scheme	Coding rate		
ВСН		1/2		
PCH				
FACH	Convolutional and			
RACH	Convolutional code			
СРСН		1/2 $1/2$ or pollocities		
DCH		1/3, 1/2 of the could g		
CPCH	Truth a Oa da	1/3 or no coding		
DCH				

4.24.3.1 Convolutional coding

4.1.3.1.1 Convolutional coder

---Convolutional codes with C constraint length K=9 and .- C coding rates 1/3 and 1/21/2 are defined.

-The configuration of the convolutional coder is presented in figure 3.

<u>The oO</u>utput from the <u>rate 1/3</u> convolutional coder shall be done in the order output0, output1, output2, output0, output1, <u>output 2</u>, <u>output 0</u>, ..., output2. <u>(When coding rate is 1/2, output is done up to output 1)Output from the rate 1/2 convolutional coder shall be done in the order output 0, output 1, output 0, output 1, output 0, ..., output 1.</u>

K 18 tail bits with binary (value 0) shall be added to the end of the code block before encoding.

____The initial value of the shift register of the coder shall be "all 0"<u>when starting to encode the input bits</u>.



Figure 3: Rate 1/2 and rate 1/3 Cconvolutional cCoders.

4.21.3.2 Turbo coding

4.24.3.2.1 Turbo coder

For data services requiring quality of service between 10^{-3} and 10^{-6} -BER inclusive, pThe turbo coding scheme is a parallel concatenated convolutional code (PCCC) with 8-state constituent encoders is used.

The transfer function of the 8-state constituent code for PCCC is

$$\mathbf{G}(\mathbf{D}) = \left[1, \frac{n(D)}{d(D)}\right]$$

where,

$$d(D)=1+D^2+D^3$$

$$n(D)=1+D+D^3$$



Figure 4: Structure of the 8 state PCCC encoder (dotted lines effective for trellis termination only)

The initial value of the shift registers of the PCCC encoder shall be all zeros.

The output of the PCCC encoder is punctured to produce coded bits corresponding to the desired code rate 1/3. For rate 1/3, none of the systematic or parity bits are punctured, and the output sequence is X(0), Y(0), Y'(0), X(1), Y(1),

4.24.3.2.2 Trellis termination for Turbo coding

Trellis termination is performed by taking the tail bits from the shift register feedback after all information bits are encoded. Tail bits are added after the encoding of information bits.

The first three tail bits shall be used to terminate the first constituent encoder (upper switch of figure 4 in lower position) while the second constituent encoder is disabled. The last three tail bits shall be used to terminate the second constituent encoder (lower switch of figure 4 in lower position) while the first constituent encoder is disabled.

The transmitted bits for trellis termination shall then be

 $X(t) \ Y(t) \ X(t+1) \ Y(t+1) \ X(t+2) \ Y(t+2) \ X'(t) \ Y'(t) \ X'(t+1) \ Y'(t+1) \ X'(t+2) \ Y'(t+2).$

4.24.3.2.3 Turbo code internal interleaver

Figure 5 depicts the overall 8 state PCCC Turbo coding scheme including Turbo code internal interleaver. The Turbo code internal interleaver consists of mother interleaver generation and pruning. For arbitrary given block length K,

one mother interleaver is selected from the 134 mother interleavers set. The generation scheme of mother interleaver is described in section 4. $\underline{2}$ +.3.2.3.1. After the mother interleaver generation, *l*-bits are pruned in order to adjust the mother interleaver to the block length K. The definition of *l* is shown in section 4. $\underline{2}$ +.3.2.3.2.



Figure 5: Overall 8 State PCCC Turbo Coding

4.24.3.2.3.1 Mother interleaver generation

The interleaving consists of three stages. In first stage, the input sequence is written into the rectangular matrix row by row. The second stage is intra-row permutation. The third stage is inter-row permutation. The three-stage permutations are described as follows, the input block length is assumed to be K (320 to 5114 bits).

First Stage:

(1) Determine a row number R such that

R=10 (K = 481 to 530 bits; Case-1)

R=20 (K = any other block length except 481 to 530 bits; Case-2)

(2) Determine a column number C such that

Case-1; C = p = 53

Csae-2;

(i) find minimum prime p such that,

0 = <(p+1)-K/R,

(ii) if $(0 = \langle p - K/R)$ then go to (iii),

else C = p+1.

(iii) if (0 = < p-1-K/R) then C=p-1,

else C = p.

(3) The input sequence of the interleaver is written into the RxC rectangular matrix row by row.

Second Stage:

A. If C = p

(A-1) Select a primitive root g_0 from table 2.

(A-2) Construct the base sequence c(i) for intra-row permutation as:

 $c(i) = [g_0 \times c(i-1)] \mod p$, i = 1, 2, ..., (p-2), c(0) = 1.

(A-3) Select the minimum prime integer set $\{q_j\}$ (*j*=1,2,...R-1) such that

g.c.d{ q_j , p-1} =1

$$q_j > 6$$

 $q_j > q_{(j-1)}$

where g.c.d. is greatest common divider. And $q_0 = 1$.

(A-4) The set $\{q_i\}$ is permuted to make a new set $\{p_i\}$ such that

 $p_{\mathrm{P}(j)} = q_j, \ j = 0, 1, \ \dots \ \mathrm{R-1},$

where P(j) is the inter-row permutation pattern defined in the third stage.

(A-5) Perform the *j*-th (j = 0, 1, 2, ..., R-1) intra-row permutation as:

 $c_i(i) = c([i \times p_i] \mod (p-1)), \quad i = 0, 1, 2, \dots, (p-2), \text{ and } c_i(p-1) = 0,$

where $c_i(i)$ is the input bit position of *i*-th output after the permutation of *j*-th row.

- <u>B. If C = p+1</u>
 - (B-1) Same as case A-1.
 - (B-2) Same as case A-2.
 - (B-3) Same as case A-3.
 - (B-4) Same as case A-4.
 - (B-5) Perform the *j*-th (j = 0, 1, 2, ..., R-1) intra-row permutation as:

 $c_i(i) = c([i \times p_i] \mod (p-1)), \quad i = 0, 1, 2, \dots, (p-2), c_i(p-1) = 0, \text{ and } c_i(p) = p,$

(B-6) If (K = C x R) then exchange $c_{R-1}(p)$ with $c_{R-1}(0)$.

where $c_{i}(i)$ is the input bit position of *i*-th output after the permutation of *j*-th row.

C. If
$$C = p-1$$

- (C-1) Same as case A-1.
- (C-2) Same as case A-2.
- (C-3) Same as case A-3.
- (C-4) Same as case A-4.
- (C-5) Perform the *j*-th (j = 0, 1, 2, ..., R-1) intra-row permutation as:

 $c_i(i) = c([i \times p_i] \mod(p-1)) - 1, \quad i = 0, 1, 2, \dots, (p-2),$

where $c_i(i)$ is the input bit position of *i*-th output after the permutation of *j*-th row.

Third Stage:

(1) Perform the inter-row permutation based on the following P(j) (*j*=0,1, ..., R-1) patterns, where P(j) is the original row position of the *j*-th permuted row.

P_A: {19, 9, 14, 4, 0, 2, 5, 7, 12, 18, 10, 8, 13, 17, 3, 1, 16, 6, 15, 11} for R=20

P_B: {19, 9, 14, 4, 0, 2, 5, 7, 12, 18, 16, 13, 17, 15, 3, 1, 6, 11, 8, 10} for R=20

P_C: {9, 8, 7, 6, 5, 4, 3, 2, 1, 0} for R=10

The usage of these patterns is as follows:

 Block length K: P(j)

 320 to 480-bit:
 P_A

 481 to 530-bit:
 P_C

 531 to 2280-bit:
 P_A

 2281 to 2480-bit:
 P_B

 2481 to 3160-bit:
 P_A

 3161 to 3210-bit:
 P_B

- 3211 to 5114-bit: $\ensuremath{P_A}$
- (2) The output of the mother interleaver is the sequence read out column by column from the permuted R \times C matrix.

р	g₀	P	g₀	р	g₀	Р	g₀	р	g₀
17	3	59	2	103	5	157	5	211	2
19	2	61	2	107	2	163	2	223	3
23	5	67	2	109	6	167	5	227	2
29	2	71	7	113	3	173	2	229	6
31	3	73	5	127	3	179	2	233	3
37	2	79	3	131	2	181	2	239	7
41	6	83	2	137	3	191	19	241	7
43	3	89	3	139	2	193	5	251	6
47	5	97	5	149	2	197	2	257	3
53	2	101	2	151	6	199	3		

Table 2: Table of prime p and associated primitive root

4.24.3.2.3.2 Definition of number of pruning bits

The output of the mother interleaver is pruned by deleting the l-bits in order to adjust the mother interleaver to the block length K, where the deleted bits are non-existent bits in the input sequence. The pruning bits number l is defined as:

$l = \mathbf{R} \times \mathbf{C} - \mathbf{K},$

where R is the row number and C is the column number defined in section 4.24.3.2.3.1.