### **RP-050039**

## 3GPP TSG RAN Meeting #27 Tokyo, Japan, 9 - 11 March 2005

# TitleCRs (Rel-5 &Rel-6 CatA) to 25.101 on corrections to the HS-DPCCH time mask<br/>requirementsSource3GPP TSG RAN WG4 (Radio)Agenda Item8.5.5

WG Tdoc	Spec	CR	R	Cat	Rel	Curr Ver	Title	Work Item
R4-050279	25.101	403	2	F	Rel-5	5.13.0	HS-DPCCH time mask requirements	HSDPA-RF
R4-050280	25.101	404	2	Α	Rel-6	6.6.0	HS-DPCCH time mask requirements	HSDPA-RF

# 3GPP TSG RAN WG4 (Radio) Meeting #34

# Scottsdale, US 14 - 18 February 2005

R4-0502	279

				(	CHANG	E RI	EQ	UE	ST	•				С	R-Form-v7.1
æ		25	<mark>.101</mark>	CR	403	жr	ev	2	Ħ	Curr	ent ve	rsion:	5.1	3.0	ж
For <mark>HELP</mark> or	า นะ	sing	this fo	rm, see	e bottom of th	his pag	e or	look	at th	е рор	-up tex	xt ove	er the	ж syn	nbols.
Proposed chang	je a	affec	ts:	UICC a	ipps#	М	EX	Rad	A oit	ccess	Netw	ork	Co	ore Ne	twork
Title:	Ж	HS	-DPC	CH time	<mark>e mask requ</mark> i	i <mark>remen</mark>	ts								
Source:	ж	3G	PP TS	G RAN	<mark>I WG4 (Radi</mark>	io)									
Work item code:	: H	HS	DPA-I	RF						I	Date: 8	₩ <mark>28</mark>	3/02/2	005	
Category:	#	<b>F</b> Use Deta be fo	one of F (cor A (co B (ad C (fur D (ed iled ex bund in	the follo rection) rrespond dition of actional itorial m planatio 3GPP	owing categori ds to a correct feature), modification o odification) ons of the abov <u>FR 21.900</u> .	ies: tion in a of feature ve cateç	<i>n ear</i> e) gories	lier re	eleas	<b>Rele</b> Us e)	ease: 2 e <u>one</u> ( Ph2 R96 R97 R98 R99 Rel-4 Rel-5 Rel-6 Rel-7	₩ R of the t (GS (Re (Re (Re (Re (Re (Re (Re (Re (Re (Re	el-5 followin M Pha lease lease lease lease lease lease	ng rele ase 2) 1996) 1997) 1998) 1999) 4) 5) 6)	ases:

Reason for change: ₩	The current requirement defines the period for evaluating the power step due to HS-DPCCH transmission as being between the reference timeslot and the target timeslot. This definition is only explicit for the case where the HS-DPCCH timeslot structure is aligned with the DPCCH. Since the HS-DPCCH can be offset from the DPCCH in increments of 0.1 slots (256 chips) it is not meaningful to define the power step relative to periods of one timeslot duration. The reason is that this evaluation period will in itself contain a power step since both the HS- DPCCH and the DPCCH/DPDCH can change power at their respective slot boundaries. Such a definition implies averaging the power across a power step in order to calculate another power step which does not make sense.
Summary of change: ೫	The power evaluation period is defined as being bounded by adjacent DPCCH and HS-DPCCH slot boundaries. The sum of any two adjacent power evaluation periods will equal 2560 chips.
0	
not approved:	UE behaviour in caculating the correct power when the HS-DPCCH is not aligned with the DPCCH will be ambiguous with different possible interpretations as to how the power step should be calculated.

Clauses affected:	ж	6	.1.1			
		Υ	Ν			
Other specs	ж		Χ	Other core specifications	ж	34.121
affected:		Х		Test specifications		
			Χ	O&M Specifications		

Other comments:	ж	
		Equivalent CRs in other Releases: CR404r2 cat. A to 25.101 Rel-6

#### How to create CRs using this form:

I

Comprehensive information and tips about how to create CRs can be found at <u>http://www.3gpp.org/specs/CR.htm</u>. Below is a brief summary:

- 1) Fill out the above form. The symbols above marked **#** contain pop-up help information about the field that they are closest to.
- 2) Obtain the latest version for the release of the specification to which the change is proposed. Use the MS Word "revision marks" feature (also known as "track changes") when making the changes. All 3GPP specifications can be downloaded from the 3GPP server under <u>ftp://ftp.3gpp.org/specs/</u> For the latest version, look for the directory name with the latest date e.g. 2001-03 contains the specifications resulting from the March 2001 TSG meetings.
- 3) With "track changes" disabled, paste the entire CR form (use CTRL-A to select it) into the specification just in front of the clause containing the first piece of changed text. Delete those parts of the specification which are not relevant to the change request.

## 6.5.5 HS-DPCCH

The transmission of Ack/Nack or CQI over <u>the HS-DPCCH may causes</u> the transmission power in the uplink to vary. <u>The ratio of the amplitude between the DPCCH and the Ack/Nack and CQI respectively is signalled by higher layers</u>.

#### 6.5.5.1 Minimum requirement

A change of output power is required when Ack/Nack or CQI is transmitted. The ratio of the amplitude between the DPCCH and the Ack/Nack and CQI respectively is signalled by the higher layers. The sum power on DPCCH+DPDCH shall not change by is independent of the transmission of Ack/Nack and CQI unless the UE output power when Ack/Nack or CQI is transmitted would exceed the maximum value specified in Table 6.1aA or fall below the value specified in 6.4.3.1, whereupon the UE shall apply additional scaling to the total transmit power as defined in section 5.1.2.6 of TS.25.214 [8].-

The sum in total\_composite transmitted power (DPCCH + DPDCH+HS-DPCCH) shall then be rounded to the closest integer dB value. When the HS-DPCCH slot timing is aligned with the DPCCH slot timing, the calculation of the power step and any subsequent change in transmitted power occurs once per DPCCH slot at the DPCCH slot boundaries. When the HS-DPCCH slot timing is not aligned with the DPCCH slot timing, this same process occurs twice per DPCCH slot, once at the DPCCH boundary and once at the HS-DPCCH boundary. A power step exactly half-way between two integer values shall be rounded to the closest integer of greater magnitude. The accuracy of the power step, given the step size, is specified in Table 6.9A.-

The <u>nominal</u> power <u>change step</u> due to transmission of Ack/Nack or CQI is defined as the <u>relative power</u> difference between the <u>nominal</u> mean power of <u>during the</u> any two adjacent power evaluation periods. In the simple case where the <u>HS-DPCCH</u> slots are aligned with the DPCCH slots, each power evaluation period shall be one DPCCH timeslot in length. In the case where the HS-DPCCH timeslots are not aligned with the DPCCH timeslots, the power evaluation periods are shorter and start with a DPCCH slot boundary ending <u>in</u>-with the next HS-DPCCH slot boundary or start with an HS-DPCCH slot boundary and end with the next DPCCH slot boundary. In this non-aligned case, the length of any two adjacent power evaluation periods equals 2560 chips. In all cases the evaluation of mean power shall exclude a 25µs period before and after any DPCCH or HS-DPCCH slot boundary. original (reference) timeslot and the meanpower of the target timeslot, not including the transient duration. The transient duration is from 25µs before the HS-DPCCH slot boundary to 25µs after the HS DPCCH slot boundary.

<u>Nominal</u> <del>P</del> power step size (Up or down) ΔP [dB]	Transmitter power step tolerance [dB]
0	+/- 0.5
1	+/- 0.5
2	+/- 1.0
3	+/- 1.5
$4 \leq \Delta P \leq 7$	+/- 2.0

#### Table 6.9A: Transmitter power step tolerance

The transmit power levels versus time shall meet the mask specified in Figure  $6.6 \times$ .



Figure 6.5A: Transmit template during Ack/Nack transmission



Figure 6.5B: Transmit template during CQI transmission



period either side of any DPCCH or HS-DPCCH slot boundary

Figure 6.6: Transmit power template during HS-DPCCH transmission

# 3GPP TSG RAN WG4 (Radio) Meeting #34 Scottsdale, US 14 - 18 February 2005

# R4-050280

										(	CR-Form-v7.
				CHANC	GE RE	QUE	ST	-			
ж		25.	<mark>101</mark> CR	404	ж <b>ге</b> \	′ <mark>2</mark>	ж	Current ve	rsion:	6.6.0	Ħ
For HELP		sina t	his form so	o hottom of	this page	or look	at th	non-un to	xt ovo	r tho ff su	mbols
	JITU	sing t	1113 101111, 30		uns page	<i>JI 100</i> K	atui	ie pop-up ie	XI UVE	ா யாச கூ குர	ndois.
Proposed chan	ige a	affect	s: UICC	apps#	ME	X Ra	dio A	ccess Netw	ork	Core Ne	etwork
•	0				L						
Title:	ж	HS	DPCCH tim	ne mask req	uirements						
-											
Source:	ж	3GI	PP TSG RA	N WG4 (Ra	dio)						
Work item code	e:Ж	HSI	DPA-RF					Date:	¥ 28	/02/2005	
_		_									
Category:	ж	A	ono of tho fol	lowing cotog	orioe:			Release:	光 Re	el-6	22202
		<u> Use (</u>	<u>F</u> (correction	iowing calego	ones.			Dse <u>one</u> Ph2	GS (GS	0110wing rei M Phase 2)	eases.
			A (correspon	nds to a corre	ction in an e	earlier r	eleas	e) R96	(Rel	ease 1996)	
			B (addition o	of feature),				R97	(Rel	ease 1997)	
			C (functional	I modification	of feature)			R98	(Rel	ease 1998)	
			D (editorial n	nodification)				R99	(Rel	ease 1999)	
		Detai	led explanati	ons of the ab	ove catego	ies can	l	Rel-4	(Rel	ease 4)	
		be fo	und in 3GPP	<u>TR 21.900</u> .				Rel-5	(Rel	ease 5)	
								Rel-6	(Rel	ease 6)	
								Rel-7	(Rel	ease 7)	
Reason for cha	nge	: X	The currer	nt requireme	ent defines	the pe	riod	for evaluatin	g the	power step	due to
			HS-DPCC	H transmiss	sion as beil	ng betv	veen	the referen	ce time	eslot and t	he target
			timeslot. T	his definition	n is only ex	cplicit f	or the	e case wher	e the I	HS-DPCCI	-
			timeslot st	ructure is al	igned with	the DF	CCF	I. Since the	HS-D	PCCH can	be
			offset from	the DPCC	I in increm	ents o	f 0.1	slots (256 c	hips) i	t is not me	aningful

	offset from the DPCCH in increments of 0.1 slots (256 chips) it is not meaningful to define the power step relative to periods of one timeslot duration. The reason is that this evaluation period will in itself contain a power step since both the HS-DPCCH and the DPCCH/DPDCH can change power at their respective slot boundaries. Such a definition implies averaging the power across a power step in order to calculate another power step which does not make sense.
Summary of change: ೫	The power evaluation period is defined as being bounded by adjacent DPCCH and HS-DPCCH slot boundaries. The sum of any two adjacent power evaluation periods will equal 2560 chips.
Consequences if % not approved:	UE behaviour in caculating the correct power when the HS-DPCCH is not aligned with the DPCCH will be ambiguous with different possible interpretations as to how the power step should be calculated.
Clauses affected: #	6.1.1

		Y	N				
Other specs	ж		Χ	Other core specifications	ж	34.121	
affected:		Χ		Test specifications			
			Χ	O&M Specifications			

Other comments:	ж	
		Equivalent CRs in other Releases: CR403r2 cat. F to 25.101 Rel-5

#### How to create CRs using this form:

I

Comprehensive information and tips about how to create CRs can be found at <u>http://www.3gpp.org/specs/CR.htm</u>. Below is a brief summary:

- 1) Fill out the above form. The symbols above marked **#** contain pop-up help information about the field that they are closest to.
- 2) Obtain the latest version for the release of the specification to which the change is proposed. Use the MS Word "revision marks" feature (also known as "track changes") when making the changes. All 3GPP specifications can be downloaded from the 3GPP server under <u>ftp://ftp.3gpp.org/specs/</u> For the latest version, look for the directory name with the latest date e.g. 2001-03 contains the specifications resulting from the March 2001 TSG meetings.
- 3) With "track changes" disabled, paste the entire CR form (use CTRL-A to select it) into the specification just in front of the clause containing the first piece of changed text. Delete those parts of the specification which are not relevant to the change request.

## 6.5.5 HS-DPCCH

The transmission of Ack/Nack or CQI over <u>the HS-DPCCH may causes</u> the transmission power in the uplink to vary. <u>The ratio of the amplitude between the DPCCH and the Ack/Nack and CQI respectively is signalled by higher layers</u>.

#### 6.5.5.1 Minimum requirement

A change of output power is required when Ack/Nack or CQI is transmitted. The ratio of the amplitude between the DPCCH and the Ack/Nack and CQI respectively is signalled by the higher layers. The sum power on DPCCH+DPDCH shall not change by is independent of the transmission of Ack/Nack and CQI unless the UE output power when Ack/Nack or CQI is transmitted would exceed the maximum value specified in Table 6.1aA or fall below the value specified in 6.4.3.1, whereupon the UE shall apply additional scaling to the total transmit power as defined in section 5.1.2.6 of TS.25.214 [8].-

The sum in total\_composite transmitted power (DPCCH + DPDCH+HS-DPCCH) shall then be rounded to the closest integer dB value. When the HS-DPCCH slot timing is aligned with the DPCCH slot timing, the calculation of the power step and any subsequent change in transmitted power occurs once per DPCCH slot at the DPCCH slot boundaries. When the HS-DPCCH slot timing is not aligned with the DPCCH slot timing, this same process occurs twice per DPCCH slot, once at the DPCCH boundary and once at the HS-DPCCH boundary. A power step exactly half-way between two integer values shall be rounded to the closest integer of greater magnitude. The accuracy of the power step, given the step size, is specified in Table 6.9A.-

The <u>nominal</u> power <u>change step</u> due to transmission of Ack/Nack or CQI is defined as the <u>relative power</u> difference between the <u>nominal</u> mean power of <u>during the</u> any two adjacent power evaluation periods. In the simple case where the <u>HS-DPCCH slots are aligned with the DPCCH slots, each power evaluation period shall be one DPCCH timeslot in</u> length. In the case where the HS-DPCCH timeslots are not aligned with the DPCCH timeslots, the power evaluation periods are shorter and start with a DPCCH slot boundary ending <u>in</u>-with the next HS-DPCCH slot boundary or start with an HS-DPCCH slot boundary and end with the next DPCCH slot boundary. In this non-aligned case, the length of any two adjacent power evaluation periods equals 2560 chips. In all cases the evaluation of mean power shall exclude a 25µs period before and after any DPCCH or HS-DPCCH slot boundary. original (reference) timeslot and the meanpower of the target timeslot, not including the transient duration. The transient duration is from 25µs before the HS-DPCCH slot boundary to 25µs after the HS DPCCH slot boundary.

<u>Nominal</u> <del>P</del> power step size (Up or down) ΔP [dB]	Transmitter power step tolerance [dB]
0	+/- 0.5
1	+/- 0.5
2	+/- 1.0
3	+/- 1.5
$4 \leq \Delta P \leq 7$	+/- 2.0

#### Table 6.9A: Transmitter power step tolerance

The transmit power levels versus time shall meet the mask specified in Figure  $6.6 \times$ .



Figure 6.5A: Transmit template during Ack/Nack transmission



Figure 6.5B: Transmit template during CQI transmission



period either side of any DPCCH or HS-DPCCH slot boundary

Figure 6.6: Transmit power template during HS-DPCCH transmission