3GPP TSG-RAN Meeting #16 Marco Island, FL, U.S.A., 4 – 7, June, 2002

RP-020309

Title: Agreed CRs (R99 and Rel-4/Rel-5 Category A) to TS 25.213

Source: TSG-RAN WG1

Agenda item: 7.1.3

No.	Spec	CR	Rev	R1 T-doc	Subject	Phase	Cat	Work Item	V_old	V_new
1	25.213	051	1	R1-02-0385	Downlink bit mapping	R99	F	TEI	3.7.0	3.8.0
2	25.213	052	1	R1-02-0385	Downlink bit mapping	Rel-4	Α	TEI	4.2.0	4.3.0
3	25.213	053	1	R1-02-0385	Downlink bit mapping	Rel-5	Α	TEI	5.0.0	5.1.0

	CHANGE REQUEST							
z	25.213 CR 051 z rev 1 z Current version: 3.7.0 z							
For HELP on u	sing this form, see bottom of this page or look at the pop-up text over the z symbols.							
Proposed change affects: z (U)SIM ME/UE X Radio Access Network X Core Network								
Title: z	Downlink bit mapping							
Source: z	TSG RAN WG1							
Work item code: z	TEI Date: z 2002-05-10							
Category: z	FRelease: zR99Use one of the following categories:Use one of the following releases:F (correction)2A (corresponds to a correction in an earlier release)R96B (addition of feature),R97C (functional modification of feature)R98D (editorial modification)R99D tailed explanations of the above categories canREL-4be found in 3GPP TR 21.900.REL-5							
Reason for change	2: z The current description of signal formats for the interfaces between different RAN1 specifications does not consider all types of signals. The signal formats output from 25.211 and 25.212 are formally not compatible with the spreading operation in 25.213. In particular, there is ambiguity about binary, real-valued and DTX signals and their mapping. Moreover, the mapping of 0/1 to real-value +1/-1 is not specified. Also, the title of figure 9 does not correspond to the contents of the figure.							
Summary of chang	The mapping of real-valued signals and 3-valued digits to a real-valued signal a the input of spreading is speficied. Title of figure 9 is corrected.							
Consequences if not approved:	z Misleading information regarding signal formats on the interfaces between RAN specifications. Unclear bit mapping in downlink, which may lead to incompatible UE's and NodeB's.							
Clauses affected:	z 5.1							
Other specs affected:	z Other core specifications z Test specifications Z O&M Specifications Z							
Other comments:	Isolated impact analysis: The implementation of this CR may impact existing UE or UTRAN implementations. UEs or NodeBs that have implemented the downlin bit mapping such that binary "0" is mapped to other values than +1 or binary "1" is mapped to other values than -1 are not compliant with this CR.							

5 Downlink spreading and modulation

5.1 Spreading

Figure 8 illustrates the spreading operation for all downlink physical channels except SCH, i.e. for P-CCPCH, S-CCPCH, CPICH, AICH, <u>AP-AICH, CD/CA-ICH, PICH, CSICH, PDSCH, and downlink DPCH.</u> The non-spread physical channels except SCH, AICH, <u>AP-AICH and CD/CA-ICH</u> consists of a sequence of <u>3-valued digits taking the values 0, 1, "DTX". Note that "DTX" is only applicable to those downlink physical channels that support DTX transmission. Before the spreading operation, these are mapped to real-valued symbols as follows: the binary value "0" is mapped to the real value +1, the binary value "1" is mapped to the real value -1 and "DTX" is mapped to the real value 0. For all channels except AICH, the symbols can take the three values +1, -1, and 0, where 0 indicates DTX. For the indicator channels using signatures (AICH, <u>AP-AICH and CD/CA-ICH</u>), the real-valued symbols <u>values</u> depend on the exact combination of <u>aequisition-the</u> indicators to be transmitted, compare [2] sections 5.3.3.7, 5.3.3.8 and 5.3.3.9 Section 5.3.3.6.</u>

Each pair of two consecutive <u>real-valued</u> symbols is first serial-to-parallel converted and mapped to an I and Q branch. The mapping is such that even and odd numbered symbols are mapped to the I and Q branch respectively. For all channels except <u>the indicator channels using signatures</u>AICH, symbol number zero is defined as the first symbol in each frame. For <u>the indicator channels using signatures</u>AICH, symbol number zero is defined as the first symbol in each access slot. The I and Q branches are then <u>both</u> spread to the chip rate by the same real-valued channelization code $C_{ch,SF,m}$. The channelization code sequence shall be aligned in time with the symbol boundary. The sequences of real-valued chips on the I and Q branch are then treated as a single complex-valued sequence of chips. This sequence of chips is scrambled (complex chip-wise multiplication) by a complex-valued scrambling code $S_{dl,n}$. In case of P-CCPCH, the scrambling code is applied aligned with the P-CCPCH frame boundary, i.e. the first complex chip of the spread P-CCPCH frame is multiplied with chip number zero of the scrambling code. In case of other downlink channels, the scrambling code is applied aligned with the scrambling code applied to the P-CCPCH. In this case, the scrambling code is thus not necessarily applied aligned with the frame boundary of the physical channel to be scrambled.







Figure 9 illustrates how different downlink channels are combined. Each complex-valued spread channel, corresponding to point S in Figure 8, is separately weighted by a weight factor G_i . The complex-valued P-SCH and S-SCH, as described in [2], section 5.3.3.4<u>5</u>, are separately weighted by weight factors G_p and G_s . All downlink physical channels are then combined using complex addition.



3

Figure 9: Spreading and modulation for SCH and P-CCPCHCombining of downlink physical channels

	CHANGE REQUEST						
z	25.213 CR 052 z rev 1 z Current version: 4.2.0 z						
For <u>HELP</u> on t	ising this form, see bottom of this page or look at the pop-up text over the z symbols.						
Proposed change affects: z (U)SIM ME/UE X Radio Access Network X Core Network							
Title: z	Downlink bit mapping						
Source: z	TSG RAN WG1						
Work item code: z	TEI Date: z 2002-05-10						
Category: z	ARelease: zREL-4Use one of the following categories:Use one of the following releases:F (correction)2A (corresponds to a correction in an earlier release)R96B (addition of feature),R97C (functional modification of feature)R98D (editorial modification)R99D tetailed explanations of the above categories canREL-4be found in 3GPP TR 21.900.REL-5						
Reason for chang	e: z The current description of signal formats for the interfaces between different RAN1 specifications does not consider all types of signals. The signal formats output from 25.211 and 25.212 are formally not compatible with the spreading operation in 25.213. In particular, there is ambiguity about binary, real-valued and DTX signals and their mapping. Moreover, the mapping of 0/1 to real-valued +1/-1 is not specified. Also, the title of figure 9 does not correspond to the contents of the figure.						
Summary of chan	ge: z The mapping of real-valued signals and 3-valued digits to a real-valued signal at the input of spreading is speficied. Title of figure 9 is corrected.						
Consequences if not approved:	Z Misleading information regarding signal formats on the interfaces between RAN1 specifications. Unclear bit mapping in downlink, which may lead to incompatible UE's and NodeB's.						
Clauses affected:	z 5.1						
Other specs affected:	zOther core specificationszTest specificationsO&M Specifications						
Other comments:	Isolated impact analysis: The implementation of this CR may impact existing UE or UTRAN implementations. UEs or NodeBs that have implemented the downlink bit mapping such that binary "0" is mapped to other values than +1 or binary "1" is mapped to other values than -1 are not compliant with this CR.						

5 Downlink spreading and modulation

5.1 Spreading

Figure 8 illustrates the spreading operation for all downlink physical channels except SCH, i.e. for P-CCPCH, S-CCPCH, CPICH, AICH, <u>AP-AICH, CD/CA-ICH, PICH, CSICH, PDSCH, and downlink DPCH.</u> The non-spread physical channels except SCH, AICH, <u>AP-AICH and CD/CA-ICH</u> consists of a sequence of <u>3-valued digits taking the values 0, 1, "DTX". Note that "DTX" is only applicable to those downlink physical channels that support DTX transmission. Before the spreading operation, these are mapped to real-valued symbols as follows: the binary value "0" is mapped to the real value +1, the binary value "1" is mapped to the real value -1 and "DTX" is mapped to the real value 0. For all channels except AICH, the symbols can take the three values +1, -1, and 0, where 0 indicates DTX. For the indicator channels using signatures (AICH, <u>AP-AICH and CD/CA-ICH</u>), the real-valued symbols <u>values</u> depend on the exact combination of <u>aequisition-the</u> indicators to be transmitted, compare [2] sections 5.3.3.7, 5.3.3.8 and 5.3.3.9 Section 5.3.3.6.</u>

Each pair of two consecutive <u>real-valued</u> symbols is first serial-to-parallel converted and mapped to an I and Q branch. The mapping is such that even and odd numbered symbols are mapped to the I and Q branch respectively. For all channels except <u>the indicator channels using signatures</u> AICH, symbol number zero is defined as the first symbol in each frame. For <u>the indicator channels using signatures</u> AICH, symbol number zero is defined as the first symbol in each access slot. The I and Q branches are then <u>both</u> spread to the chip rate by the same real-valued channelization code $C_{ch,SF,m}$. The channelization code sequence shall be aligned in time with the symbol boundary. The sequences of real-valued chips on the I and Q branch are then treated as a single complex-valued sequence of chips. This sequence of chips is scrambled (complex chip-wise multiplication) by a complex-valued scrambling code $S_{dl,n}$. In case of P-CCPCH, the scrambling code is applied aligned with the P-CCPCH frame boundary, i.e. the first complex chip of the spread P-CCPCH frame is multiplied with chip number zero of the scrambling code. In case of other downlink channels, the scrambling code is applied aligned with the scrambling code applied to the P-CCPCH. In this case, the scrambling code is thus not necessarily applied aligned with the frame boundary of the physical channel to be scrambled.







Figure 9 illustrates how different downlink channels are combined. Each complex-valued spread channel, corresponding to point S in Figure 8, is separately weighted by a weight factor G_i . The complex-valued P-SCH and S-SCH, as described in [2], section 5.3.3.4<u>5</u>, are separately weighted by weight factors G_p and G_s . All downlink physical channels are then combined using complex addition.



3

Figure 9: Spreading and modulation for SCH and P-CCPCHCombining of downlink physical channels

	CHANGE REQUEST						
z	25.213 CR 053 z rev 1 z Current version: 5.0.0 z						
For <mark>HELP</mark> on t	sing this form, see bottom of this page or look at the pop-up text over the z symbols.						
Proposed change affects: z (U)SIM ME/UE X Radio Access Network X Core Network							
Title: z	Downlink bit mapping						
Source: z	TSG RAN WG1						
Work item code: z	TEI Date: z 2002-05-10						
Category: z	ARelease: zREL-5Use one of the following categories:Use one of the following releases:2(GSM Phase 2)A (corresponds to a correction in an earlier release)R96(Release 1996)B (addition of feature),R97(Release 1997)C (functional modification of feature)R98(Release 1998)D (editorial modification)R99(Release 1999)Detailed explanations of the above categories canREL-4(Release 4)be found in 3GPP TR 21.900.REL-5(Release 5)						
Reason for chang	2: z The current description of signal formats for the interfaces between different RAN1 specifications does not consider all types of signals. The signal formats output from 25.211 and 25.212 are formally not compatible with the spreading operation in 25.213. In particular, there is ambiguity about binary, real-valued and DTX signals and their mapping. Moreover, the mapping of 0/1 to real-valued +1/-1 is not specified. Also, the title of figure 9 does not correspond to the contents of the figure.						
Summary of chan	ge: z The mapping of real-valued signals and 3-valued digits to a real-valued signal at the input of spreading is speficied. Title of figure 9 is corrected.						
Consequences if not approved:	z Misleading information regarding signal formats on the interfaces between RAN's specifications. Unclear bit mapping in downlink, which may lead to incompatible UE's and NodeB's.						
Clauses affected:	z 5.1						
Other specs affected:	z Other core specifications z Test specifications Z O&M Specifications Z						
Other comments:	Isolated impact analysis: The implementation of this CR may impact existing UE or UTRAN implementations. UEs or NodeBs that have implemented the downlin bit mapping such that binary "0" is mapped to other values than +1 or binary "1" is mapped to other values than -1 are not compliant with this CR.						

5 Downlink spreading and modulation

5.1 Spreading

Figure 8 illustrates the spreading operation for the physical channel except SCH. The behaviour of the modulation mapper is different between QPSK and 16QAM. The <u>downlink physical channels using QPSK are P-CCPCH, S-</u>CCPCH, CPICH, AICH, AP-AICH, CSICH, CD/CA-ICH, PICH, PDSCH, HS-SCCH and downlink DPCH. The <u>SCH</u> eonsists of a sequence of real-valued symbols. The <u>downlink physical channel using both either QPSK and or</u> 16 QAM is HS-PDSCH. The non-spread downlink physical channels, except SCH, AICH, AP-ICH and CD/CA-ICH, consist of a sequence of 3-valued digits taking the values 0, 1 and "DTX". Note that "DTX" is only applicable to those downlink physical channels that support DTX transmission. In case of QPSK, these digits are mapped to real-valued symbols as follows: the binary value "0" is mapped to the real value +1, the binary value "1" is mapped to the real value –1 and "DTX" is mapped to the real value 0. For all channels except the indicator channels using signatures (AICH, AP-AICH and CD/CA-ICH) and HS PDSCH the symbols can take the three values +1, -1, and 0, where 0 indicates DTX. For the indicator channels using signatures (AICH, AP-AICH and CD/CA-ICH), the <u>real-valued symbols values</u>-depend on the exact combination of <u>the</u> indicators to be transmitted, compare [2] <u>s</u>Sections 5.3.3.7, 5.3.3.8 and 5.3.3.9.

For physical channel using In case of QPSK_a each pair of two consecutive <u>real-valued</u> symbols is first serial-to-parallel converted and mapped to an I and Q branch. The <u>behaviour_definition</u> of the modulation mapper is such that even and odd numbered symbols are mapped to the I and Q branch respectively. In case of QPSK, For for all channels using QPSK-except the indicator channels using signatures, symbol number zero is defined as the first symbol in each frame. For the indicator channels using signatures, symbol number zero is defined as the first symbol in each access slot. The I and Q branches are then both spread to the chip rate by the same real-valued channelisation code C_{ch,SF,m}. The channelisation code sequence shall be aligned in time with the symbol boundary. The sequences of real-valued chips on the I and Q branch are then treated as a single complex-valued sequence of chips. This sequence of chips is scrambled (complex chip-wise multiplication) by a complex-valued scrambling code S_{dl,n}. In case of P-CCPCH, the scrambling code is applied aligned with the P-CCPCH frame boundary, i.e. the first complex chip of the spread P-CCPCH frame is multiplied with chip number zero of the scrambling code. In case of other downlink channels, the scrambling code is applied aligned with the frame boundary of the physical channel to be scrambled.




Figure 8: Spreading for all downlink physical channels except SCH

For physical channel using In case of 16QAM, a set of consecutive binary symbols is serial-to-parallel converted and then mapped to 16QAM by the M modulation mapper. The I and Q branches are then both spread to the chip rate by the same real-valued channelisation code $C_{ch,16,m}$. The channelisation code sequence shall be aligned in time with the symbol boundary. The sequences of real-valued chips on the I and Q branch are then treated as a single complex-valued sequence of chips. This sequence of chips from all multi-codes is summed and then scrambled (complex chip-wise multiplication) by a complex-valued scrambling code $S_{dl,n}$. The scrambling code is applied aligned with the scrambling code applied to the P-CCPCH.

The serial to parallel conversion uses four bits which result in index bits allocated to I and Q according to table 4. These index bits are mapped to the modulated constellation symbols as illustrated in figure 9xx.




Table 4: 16 QAM index bits

3

Figure 9: 16 QAM constellation

Figure 10 illustrates how different downlink channels are combined. Each complex-valued spread channel, corresponding to point S in Figure 8, is separately weighted by a weight factor G_i . The complex-valued P-SCH and S-SCH, as described in [2], section 5.3.3.4<u>5</u>, are separately weighted by weight factors G_p and G_s . All downlink physical channels are then combined using complex addition.

